

2024 IEEE International Conference on Communication, Computing and Signal Processing (IICCCS)



19-20 September 2024

Organized by

**Department of Electronics and Communication
Engineering**

Asansol Engineering College, Asansol, India




IEEE Conference ID No: 61609

Technically Co-sponsored by

**IEEE Kolkata Section, IEEE AP-MTT Kolkata Chapter, IEEE
Kharagpur Section**

IEEE SB (Chapter MTT-S & AP): Asansol Engineering College






COMMUNICATION, COMPUTING AND SIGNAL PROCESSING. IEEE INTERNATIONAL CONFERENCE. 2024. (IICCCS 2024)

Item #: 077506

Pricing: * Choose Options

\$147.50 - \$295.00

Buy now and pay later with [PayPal](#). [Learn more](#)

 **Add To Cart**

Details

| | |
|-----------------------|--|
| Title: | 2024 IEEE International Conference on Communication, Computing and Signal Processing (IICCCS 2024) |
| Date/Location: | Held 19-20 September 2024, Asansol, India. |
| IEEE #: | CFP24UT9-POD |
| ISBN: | 9798350390766 |
| Pages: | 675 (1 Vol) |
| Format: | Softcover |

| | | |
|----|-----|---|
| 29 | 101 | Estimation And Analysis of Average Power Consumption & Gate Delay of a Prototype Circuit Based on a Product of Sum Function for The Design of Integrated Circuits |
| 30 | 104 | Creating a Broadband Matching Network for a Low Noise Amplifier: Design and Optimization |
| 31 | 106 | Automated Design of CMOS-DACML Circuit |
| 32 | 107 | An Unified PSO and Fuzzy Satisfaction Framework for Power Flow Optimization |
| 33 | 110 | Blockchain: Tools, Challenges and Benefits |
| 34 | 112 | Applying Machine Learning Models for Heart Disease Prediction: A Comparative Analysis |
| 35 | 113 | Machine Learning Models for Early Heart Disease Prediction: A Comparative Analysis |
| 36 | 115 | BlindBattle: Tactile Game For Blind |
| 37 | 119 | Automatic Lung Tumor Volume Estimation Using PSO-TSVM Method |
| 38 | 122 | Metamaterials: The future matter |
| 39 | 128 | 2 x 2 Microstrip Patch Antenna Array for Improving the Power Conversion Efficiency of RF Energy Harvesting |
| 40 | 129 | IoT Enabled Anti-Child Trafficking System Using Data Analysis |
| 41 | 130 | Extensive Review of Epileptic Seizure Detection Techniques: Performance, Achievements, and Future Directions |
| 42 | 133 | Android Malware Detection Using Deep Transfer Learning Model for IoT Applications |
| 43 | 134 | Indoor 3D REM Design using Ordinary Kriging Interpolation |
| 44 | 137 | Advancements in Neural Network-Based Text Summarization Techniques |
| 45 | 139 | An Effective and Accurate Ensemble Model with Transfer Learning for Automatic Currency Detection |
| 46 | 143 | Discovering Roads from High-Resolution Satellite Imagery |
| 47 | 144 | A Modified Linknet Architecture for Attack Detection in Internet of Things |
| 48 | 145 | Judging the Psychological Impact of News Articles on Rehab Patients: A Deep Learning Approach |
| 49 | 146 | VisionaryX-9: Efficient plant disease prediction model |
| 50 | 147 | Enhanced Diabetes Prediction Using Salivary Enzymes and Machine Learning Techniques: A Comprehensive and Explainable Approach |
| 51 | 148 | An Amalgamation of RNN and Transformers for Identifying Depression at the Preliminary Stage |
| 52 | 150 | A Brief Review of TOPCon Solar Cell and Its Future Perspectives |
| 53 | 155 | Enhancing SMS Classification with Ensemble Machine Learning Techniques |
| 54 | 156 | Enhancement of Gain of Rectangular Microstrip Antenna Through Metamaterial Inclusion |
| 55 | 158 | Towards Sustainable Waste Management: EfficientNetB0 Garbage Classification Model |
| 56 | 159 | Scalable Fire Classification with MobileNetV2-Driven Convolutional Neural Networks |
| 57 | 160 | Unveiling CAPTCHAs: Advanced CNN Techniques for High-Accuracy Recognition |
| 58 | 161 | Optimizing White Blood Cell Classification with ResNet50 Neural Network |
| 59 | 162 | Classification of Cassava Leaf Diseases Using a Pre-trained EfficientNet Model |
| 60 | 168 | Modelling and Design of ANN-based MPPT Controller of SEPIC Converter for SPV Application. |

Automated Design of CMOS-DACML Circuit

Soumen Mallick
Dept. of Electrical Engineering
Dr. B. C. Roy Engineering College
Durgapur, India
soumen.mallick@bcrec.ac.in

Shibendu Mahata
Dept. of Electrical Engineering
Dr. B. C. Roy Engineering College
Durgapur, India
shibendu.mahata@bcrec.ac.in

Saikat Layek
Dept. of Electrical Engineering
Dr. B. C. Roy Engineering College
Durgapur, India
saikatlayek007@gmail.com

Arinjoy Mitra
Dept. of Electrical Engineering
Dr. B. C. Roy Engineering College
Durgapur, India
arinjoy512@gmail.com

Bikram Rajak
Dept. of Electrical Engineering
Dr. B. C. Roy Engineering College
Durgapur, India
rajakbikram49@gmail.com

Abstract—This paper presents a new method for designing a differential amplifier using CMOS technology, incorporating a current mirror load (CMOS-DACML). To tackle the intricate optimization challenges presented by this nonlinear and multidimensional problem, the study utilizes a combined optimization strategy called fitness-based adaptive differential evolution with particle swarm optimization (ADEPSO). Through this hybrid approach, the design achieves substantial enhancements across critical performance metrics. Specifically, it achieves a notable reduction in power dissipation, lowering it to $520.60 \mu\text{W}$. Moreover, the amplifier demonstrates a higher gain of 44.70 dB , significantly reduced output capacitance of 4.20 pF , and an enhanced cutoff frequency reaching 103.60 kHz . These outcomes highlight the effectiveness of ADEPSO in tackling the intricate challenges associated with differential amplifier design, especially in the context of CMOS-DACML. By optimizing these parameters simultaneously, the approach not only improves performance metrics but also underscores its potential for future applications in integrated circuit design and optimization.

Index Terms—analog circuits, circuit sizing, current mirror, differential amplifier, optimization

I. INTRODUCTION

Circuit design optimization poses numerous challenges due to the diverse constraints, variables, and objective functions involved. Researchers have extensively explored various methodologies to automate analog circuit design, each with its advantages and limitations. One prominent approach is the equation-based method, where circuit sizing is managed through mathematical formulations [1]. This method offers rapid automation but often sacrifices accuracy in favor of computational efficiency. In contrast, optimization-based approaches prioritize refining circuit performance across multiple constraints, involving intricate design trade-offs. This typically necessitates iterative processes to fine-tune transistor sizes but achieves greater accuracy throughout the integrated circuit (IC) design cycle.

Artificial intelligence has also found application in modeling and optimizing analog and mixed-signal circuits, as discussed in [2]. For example, [3] investigates the design and modeling of an active-loaded differential amplifier employing Double-Gate

MOSFETs, demonstrating advancements in transistor technology. Sustainable engineering principles applied to MOSFET differential amplifiers are explored in [4], emphasizing performance enhancement through optimization strategies. Furthermore, Modern transistor technologies, such as FinFETs, are pivotal in achieving higher performance metrics, as evidenced by the analysis of a 20 nm gate length operational amplifier in [5].

Analytical approaches for minimizing losses in differential amplifiers using Double-Gate MOSFET technology are addressed in [6], underscoring the importance of advanced transistor models in circuit optimization. Efficient optimization methods play a crucial role in synthesizing analog circuits. For instance, a batch constrained Bayesian optimization method is introduced in [7]. Interactive evolutionary approaches are employed in optimizing low-noise amplifiers [8], showcasing diverse algorithmic applications in analog IC design. Swarm intelligence and evolutionary algorithms are advancing rapidly, as highlighted in recent studies [9], [10] that investigate the design and optimization of analog integrated circuits. A recent study highlight the application of machine learning techniques in automated sizing and fault diagnosis of complex analog circuits [11], reflecting ongoing innovations in circuit optimization methodologies.

This paper primarily aims to present a new metaheuristic method called ADEPSO, designed for optimizing the design of CMOS differential amplifier circuits with current mirror load (CMOS-DACML). This approach aims to enhance amplifier gain while minimizing the CMOS area. ADEPSO combines the PSO with the differential evolution (DE) algorithm, employing a fitness adaptation strategy tailored for solving global optimization tasks. Compared to the genetic algorithm, ADEPSO requires fewer basic mathematical operations, streamlining the optimization process. The design problem is formulated using an equation incorporating design and input variables as a cost function. Simulation results validated using the SPICE simulator demonstrate that the proposed ADEPSO-based amplifier achieves superior performance metrics, includ-