



INTERNATIONAL CONFERENCE
ON

INTEGRATED CIRCUITS, COMMUNICATION,
AND COMPUTING SYSTEMS
(ICIC3S-2024)

Organized By

School of Electronics
Indian Institute of Information Technology Una
Himachal Pradesh
India-177209

ISBN: 979-8-3503-6408-8
Conference Record # 61846

08-09 JUNE, 2024

CONFERENCE
PROCEEDINGS

Co-Sponsored by



33.	227	OCT (Optical Coherence Tomography) Image for Disease Detection Using Transfer Learning Techniques	175-180
34.	230	IR Drop Analysis for Power Integrity in 3D Ics	181-185
35.	231	A 15.4 ppm/0C Improved Current Mode Bandgap with 0.9V Supply in 28 nm CMOS	186-190
36.	239	Review of Using Various Deep Learning Techniques and Cycle-GANs with Transformer for Disease Detection and Classification in Plant Leaves	191-197
37.	241	Security System for IoT Applications based on Hybrid Fuzzy Possibility C-Means Clustering	198-202
38.	243	Power Efficient Novel CMOS Double-base to Binary Encoder (DBE)	203-206
39.	263	Design and Performance Analysis of Planar Structure loaded with four symmetrical T-Slot for 5G mm-wave Applications	207-212
40.	267	A Noise and Mismatch Improved Charge Pump for PLL in 28nm CMOS Technology	213-217
41.	302	Optimizing Dual-Channel QMF Banks with Linear Phase Using Modified-GABC Approach: A Pathway to Enhanced Signal Processing	218-224
42.	316	Study on Field Effect Transistors Based Gas Sensors	225-229
43.	328	Automatic Detection of Invasive Aquatic Weeds Using Remotely Sensed Multispectral Imagery	230-235
44.	331	Automated Weapon Detection using Inception-v3: A CNN Approach	236-240
45.	341	Deciphering Phenomenal Performance with Gate-All-Around Strained Heterostructure Nanotube Tunneling FET (TFET) for better Drive Currents and Steep Subthreshold Slope	241-244
46.	353	Application of PID Controller Tuning Method for Load Frequency Control in Multi Area Power System at Different Load Conditions	245-250
47.	356	Study and Analysis of Plant Disease Identification Models	251-256
48.	389	A Novel Compact CP MIMO Antenna for Sub-6 GHz Wireless Communication Applications based on Shorting Pins	257-261
49.	400	Design and Analysis of Binary to Gray and Gray to Binary code converter using QCA technology	262-267
50.	402	Resource Allocation in Multicarrier MIMO-NOMA with Unsupervised Learning	268-273
51.	405	Defect free Lamination of Low Temperature Co-fired Ceramic Multi-Chip-Modules	274-277
52.	419	Analysing Distinct Change Detection Methods for Identifying Spectral and Spatial Variation Using Planetscope Satellite Data	278-283
53.	424	Triple band CSSRR inspired Microstrip Patch Antenna Using L-Slot DGS For Wireless Applications	284-289
54.	433	A Robust Parkinson's Disease Recognition from MRI Brain Images by Densely Multi-Dilated Densely Connected ResNet Model	290-295
55.	435	Hierarchical Approach for Multi-Class Models	296-300
56.	459	Development of Wireless Optical Communication Link for Secure Underwater Communication	301-303
57.	463	Solar Energy Powered Automated Refrigerator	304-308
58.	471	Design and Evaluation of Low Power 2 to 4 Decoder Circuit using Three and four Transistors NAND Gates	309-313
59.	474	Tuberculosis Volatile Organic Compounds (VOCs) Detection Using Multi-walled Carbon Nanotube- Zinc Oxide (MWCNT-ZnO) Nanofiber: A Chemiresistive Biosensor	314-319
60.	475	Image Tweet Classification for Crisis Informative Task	320-325
61.	476	Zinc-Oxide Nanofiber and Green Synthesized Silver Nanoparticle Based Enzymatic Chemiresistive Sensor for Glucose Detection	326-331
62.	486	Walrus Optimization Algorithm based Support Vector Machine for Feature Selection and Classification in Coronary Artery Disease	332-337
63.	511	Design and Implementation of Voltage Controlled Ring Oscillator using 90nm CMOS Technology	338-343
64.	534	Unobtrusive Classification of Student Behavior in Real Classroom Settings Using a Video Dataset	344-349
65.	546	High-Performance Hate Speech Detection with Hybrid Attention	350-355

Power Efficient Novel CMOS Double-base to Binary Encoder (DBE)

Rahul Pal

Department of ECE

National Institute of Technology, Patna

Patna, India

rahulmail08@gmail.com

Jayanta Ghosh

Department of ECE

National Institute of Technology, Patna

Patna, India

jghosh@nitp.ac.in

Aloke Saha

Department of ECE

Dr. B. C. Roy Engineering College

Durgapur, India

saha81@gmail.com

Abstract—Double-base number system can be promising substitute to usual single-base system owing to its redundancy property. Binary is the well-established number system in digital domain and hence, efficient double-base to binary encoding is utmost essential to exploit the advantage of double-base system. In this paper a novel low power Double-base (binary & ternary) to Binary (base-2) Encoder (DBE) based on CMOS logic style is explored. The proposed two steps strategy consists of generating unary equivalent of double-base input by applying novel idea first and encoding unary result into binary next with conventional approach. The traditional CMOS Inverter is exploited to invert the double-base coefficient required for unary-generator. An illustrative $[3 \times 3]$:4-bit DBE-circuit is optimized on 32n-meter typical Complementary-MOS technology considering BSIM4 Device parameters with 900mili-V supply at 27°-Centigrade nominal temperature. The proposed DBE has been checked using T-Spice transient-simulations considering every probable test inputs. The layout of the circuit is done on 32n-meter SPDM process-node and the circuit characteristic with extracted parasitic is compared with most relevant counterpart to benchmark. The circuit performance with load variation is measured and recorded.

Keywords— Double-base system, Logic Gates, Single-base system, Unary System, Power Dissipation

I. INTRODUCTION

Increasing demand for multitasking smart system makes the speed-power efficiency as a major concern in present scenario [1-2]. Traditionally digital circuits are being designed with base-2 or binary logic [1-3]. Large interconnect complexity associated with conventional single-base binary number system towards sophisticated smart system development is a major bottleneck to the circuit/system designer. Some recent study shows that the radix-3 (ternary) system can offer possible solution but the complexity at basic logic-level is the matter of worry and need some novel solution to discover [4-8].

Technological advancement and need of higher computing power in digital domain call for architectural modification in conventional (single-base) approach. As a result, 2-dimensional double-base system becomes attractive due to its redundancy, parallelism as well as sharpness properties [9-25]. This can potentially reduce the circuit complexity and hence, can improve overall speed-power-area efficiency. Double-base logic replaces classical single bases logic by accommodating two bases commonly base-2 (binary) & base-3 (ternary). Encoding binary data into its double-base equivalent and the vice-versa is a crucial task to exploit computational advantage of double-base system. This paper deals with double-base to binary encoding. Existing

strategies in this regard are highly iterative and power inefficient.

Current work discloses a novel 2-step design strategy to encode the double base input into its binary equivalent using binary logic cells. The circuit operation is elaborated with respect to $[3 \times 3]$:4 double-base to binary encoding and can be utilized to present any higher order DBE. Front-end design and optimization is done using Tanner EDA S-Edit. After validation through T-Spice simulation the layout on 32n-meter SPDM Complementary-MOS process-node with 900mili-V supply at 27°-Centigrade is done. Next, all the Design-Rules as well as one-to-one correspondence between Layout and Schematic are checked. Post-layout characteristics with extracted parasitic is evaluated and the result is compared to benchmark.

The other portions of this manuscript are structured as follows: Second-Section describes the novel double-base to binary conversion strategy. Circuit design, simulation and benchmarking study is presented in third-Section. The fourth-section is dedicated for conclusion.

II. NOVEL DOUBLE BASE TO BINARY ENCODER

In proposed double-base to binary encoding, the double-base input to the system is transformed into its unary corresponding first and encoded next to 4-bit binary output. To understand better, consider a 3×3 double-base number “A” with coefficient matrix presented in Table-I. The positional coefficients of “A” are denoted by A_{xy} with positional weight $3^x 2^y$ (x^{th} row, y^{th} column) in Table-I. The double-base system carries redundancy property (more than one representation is possible for the same value) and the study [14] shows the optimum performance from double system can be achieved if the number is represented with minimum number of one in the coefficient matrix. In present work, the double base number is optimized to have optimum number of ones in the coefficient matrix before converting into unary equivalent.

TABLE I. A 3×3 DOUBLE-BASE COEFFICIENT TABLE

		Base-2			
		2^0	2^1	2^2	
Base-3	3^0	A_{00}	A_{01}	A_{02}	R-0
	3^1	A_{10}	A_{11}	A_{12}	R-1
	3^2	A_{20}	A_{21}	A_{22}	R-2
		C-0	C-1	C-2	