

# 2024 IEEE International Symposium on Smart Electronic Systems (iSES) iSES 2024

## Table of Contents

Message from the General Chairs .....	xiv
Message from the Technical Program Chairs .....	xv
Organizing Committee .....	xvii
Program Committee .....	xix
Steering Committee .....	xxii
Keynotes .....	xxiii
Tutorials .....	xxxii

### AIR-1: Hardware/Software for AI, Robotics, and Automation (AIR)

VATML: Towards On Device Ventricular Arrhythmia Detection using TinyML .....	1
<i>Vipin Gautam (Indian Institute of Technology, India), Sharad Sinha (Indian Institute of Technology, India), and Shitala Prasad (Indian Institute of Technology, India)</i>	
You Only Look Once in Dark: An Analytical Approach for Low Light Object Detection .....	7
<i>Sutapa Sen (National Institute of Technology, India), Rapti Chaudhuri (National Institute of Technology, India), Tanudeep Ganguly (National Institute of Technology, India), Partha Pratim Das (National Institute of Technology, India), and Suman Deb (National Institute of Technology, India)</i>	
Word Level Sign Language Recognition using MediaPipe and LSTM-GRU Network .....	13
<i>Kumar Navendu (Malaviya National Institute of Technology Jaipur, India) and Vineet Sahula (Malaviya National Institute of Technology Jaipur, India)</i>	
Optimized Transfer Learning with CNNs for Superior COVID-19 Detection in Chest X-ray Imaging .....	19
<i>Nivedita Madhukar Tawade (Liverpool John Moores University, United Kingdom), Mohan Bansal (Indian Institute of Information Technology (IIIT) Sonapat, India), and Ramesh Saha (Indian Institute of Information Technology (IIIT) Sonapat, India)</i>	

### IoT-1: Hardware/Software for Internet of Things and Consumer Electronics (IoT)

Development of an AI Based Edge Computing System for Malayalam Vowel Classification ..	25
<i>Suja Markose (NIT Calicut) and Raghu C V (NIT Calicut)</i>	

Mender-FPGA: An Open Source Framework for FPGA Remote Update for ML Applications ..	30
<i>Nikita Rathor (Indian Institute of Technology Goa, India) and Sharad Sinha (Indian Institute of Technology Goa, India)</i>	
Fortified-SoC: A Novel Approach Towards Trojan Resilient System-on-Chip Design .....	36
<i>Burra Subbarao (SRM University, India), Chella Amala (SRM University, India), Banee Bandana Das (SRM University, India), Saswat Kumar Ram (SRM University, India), and Saraju P. Mohanty (University of North Texas, USA)</i>	
Proximity Detection Based Low-Cost and Handheld IoT Device for Tracking Lost Objects ....	40
<i>Kanishk Kumar Sachan (Vellore Institute of Technology, India) and Anisha Natarajan (Vellore Institute of Technology, India)</i>	

## **NVS-1 : Nanoelectronic VLSI and Sensor Systems (NVS)**

Variation of Sensitivity of AlGaIn/GaN High Electron Mobility Transistor (HEMT) Based Hydrogen Gas Sensor on Thickness of AlGaIn and Mole Fraction of Aluminium .....	44
<i>Rahul J (NIT Calicut, India), Renuka Kumaran (NIT Calicut, India), and Lintu Rajan (NIT Calicut, India)</i>	
A 1024-Input Multi-Stage Voltage-Mode WTA Circuit for Selective Attention Based Processing in Massive Parallel Sensing Applications .....	49
<i>P. K. Pandey (National Institute of Technology Calicut, India) and B. Balan (National Institute of Technology Calicut, India)</i>	
Magnetic Skyrmions Based One-Bit Comparator .....	54
<i>Shivangi Shringi (Indian Institute of Technology Mandi, India), Srinivasu Bodapati (Indian Institute of Technology Mandi, India), and Srikant Srinivasan (Plaksha University, India)</i>	
Temperature Sensing Readout Circuits with 4H-SiC Technology .....	60
<i>Md Asif Khan (IISER Bhopal, India), Pydi Ganga Bahubalindrani (IISER Bhopal, India), Alexander May (IISB, Germany), Chiara Rossi (IISB, Germany), and Mathias Rommel (IISB, Germany)</i>	

## **ERS-1: Energy-Efficient, Reliable VLSI Systems (ERS)**

FPGA Implementation of an Efficient FIR Filter using Double MAC Unit .....	64
<i>Anish M George (Saintgits College of Engineering, India), Shajimon K John (Muthoot Institute of Technology and Science, India), and Kala S (Indian Institute of Information Technology, India)</i>	
Low IF CMOS Receiver with 3-Stage LNA for Sub-GHz Communication .....	69
<i>Shivam Kumar Jha (IIIT Allahabad, India), Apsana Khatoon (IIIT Allahabad, India), Priyanka Tiwari (IIIT Allahabad, India), Dipti Dipti (IIIT Allahabad, India), Kavindra Kandpal (IIIT Allahabad, India), Manish Goswami (IIIT Allahabad, India), and Prasanna Kumar Misra (IIIT Allahabad, India)</i>	
Power Conscious Asynchronous FIFO for Forest Event Surveillance .....	75
<i>Subhadeep Nag (NIT, India), Suman Kalyan Porel (NIT, India), Dyuti Sengupta (NIT, India), Aniruddha Chandra (NIT, India), and Hemanta Kumar Mondal (NIT, India)</i>	

SleepTrackSoC: Design and Implementation of Power and Cost Efficient Cortex-M0 Based Sleep Tracking SoC .....	81
<i>Ishan Malhotra (IIIT-Delhi, India), Sarthak Grover (IIIT-Delhi, India), Deepank Grover (IIIT-Delhi, India), Tarun Sharma (IIIT-Delhi, India), Keshav Goel (IIIT-Delhi, India), and Sujay Deb (IIIT-Delhi, India)</i>	

## ERS-2: Energy-Efficient, Reliable VLSI Systems (ERS)

Towards Harnessing the Potential of Compression and Encoding to Enhance NVM Lifespan ....	87
<i>Arijit Nath (Indian Institute of Information Technology Guwahati, India) and Jitendra Meena (Indian Institute of Information Technology Guwahati, India)</i>	
Machine Learning Based Algorithm for Shockley-Read-Hall Recombination and Augur Recombination Predictions .....	93
<i>Vibhu Vibhu (Indian Institute of Technology (IIT) Roorkee), Shivang Bhargav (National Institute of Technology (NIT) Uttarakhand), Vivek Kumar (National Institute of Technology (NIT) Uttarakhand), and Sparsh Mittal (Indian Institute of Technology (IIT) Roorkee)</i>	
Power Reduction of a Level Triggered D Flip-Flop using Clock Gating and Power Gating Techniques .....	99
<i>Yamana Ashok Kumar (National Institute of Technology Goa), Nithin Kumar Y.B (National Institute of Technology Goa), Vasantha M.H (National Institute of Technology Goa), and Siddharth R.K. (Parul University)</i>	
A Reconfigurable Floating-Point Compliant Hardware Architecture for Neural Network Implementation .....	104
<i>Abhishek Yadav (IIT Jodhpur, India), Ayush Dixit (IIT Jodhpur, India), Utsav Jana (Singapore University of Technology &amp; Design, Singapore), and Binod Kumar (IIT Jodhpur, India)</i>	

## SIP-1: Hardware for Secure Information Processing (SIP)

HLS based Hardware Watermarking using IP Seller's Superimposed Facial Anthropometric Features .....	110
<i>Anirban Sengupta (Indian Institute of Technology, India), Aditya Anshul (Indian Institute of Technology, India), and Vishal Chourasia (Indian Institute of Technology, India)</i>	
SWIFT: Swarm Intelligence Driven ESL Synthesis for Functional Trojan Fortification .....	116
<i>Anirban Sengupta (Indian Institute of Technology Indore, India) and Rahul Chaurasia (Indian Institute of Information Technology Bhopal, India)</i>	
Secure Accelerated Computing: High-Level Synthesis Based Hardware Accelerator Design for CNN Applications .....	122
<i>Rahul Chaurasia (Indian Institute of Information Technology Bhopal, India) and Anirban Sengupta (Indian Institute of Technology Indore, India)</i>	

Gen-Sign: HLS Based Watermarking using IP Vendor's Feistel Cipher Encrypted Genomic Signature for Protecting CNN and Image Processing Filter Cores Against Piracy .....	128
<i>Anirban Sengupta (Indian Institute of Technology, India), Vishal Chourasia (Indian Institute of Technology, India), and Ayush Kumar Singh (Indian Institute of Technology, India)</i>	
HLS Driven Hybrid GA-PSO for Design Space Exploration of Optimal Palmprint Biometric Based IP Watermark and Loop Unrolling Factor .....	134
<i>Anirban Sengupta (Indian Institute of Technology, India), Vishal Chourasia (Indian Institute of Technology, India), and Nitish Kumar (Indian Institute of Technology, India)</i>	

## Special Session - 4: Cyber-Physical Systems + Quantum + Security

Quantum-Inspired PSO Based User Allocation in Edge Computing Systems .....	140
<i>Marlom Bey (National Institute of Technology, India), Pratyay Kuila (National Institute of Technology, India), and Banavath Balaji Naik (National Institute of Technology, India)</i>	
A Stacking Ensemble Technique to Predict Speed and Distance in 4G and 5G Communication Datasets .....	146
<i>Divya Aggarwal (IIT Roorkee, India), Sai Chandra Teja R (Independent Researcher, India), and Sparsh Mittal (IIT Roorkee, India)</i>	
SPEEDNet: Salient Pyramidal Enhancement Encoder-Decoder Network for Colonoscopy Images .....	152
<i>Tushir Sahu (IIIT Jabalpur, India), Vidhi Bhatt (Gujarat Technological University, India), Sparsh Mittal (IIT Roorkee, India), Sai Chandra Teja R (Independent Researcher, India), and Nagesh Kumar S (SVIMS Tirupati, India)</i>	
Highly Reliable, Feed-Forward and Multi-Arbitrator Based Physical Unclonable Function for IoT Security .....	158
<i>Nitish Kumar (IIIT Allahabad, India), Sneha Chaudhary (IIIT Allahabad, India), Kavindra Kandpal (IIIT Allahabad, India), and Manish Goswami (IIIT Allahabad, India)</i>	

## RDS

A GUI Based Digital IC Tester .....	164
<i>Abbas Murtaza (IIIT-Delhi, India), Khagendra Joshi (IIIT-Delhi, India), Sana Ali Naqvi (IIIT-Delhi, India), and Vivek Ashok Bohara (IIIT-Delhi, India)</i>	
Integrating Traditional Culinary Techniques with Modern Technology: Power Tandoor .....	168
<i>Ajay Kumar (Vishwakarma Skill University, India) and Alok Nikhil Jha (Indraprastha Institute of Information Technology Delhi (IIITD), India)</i>	
Open Source SoC Design for Low-Cost Micro Weather Station .....	173
<i>Namit Gupta (Indraprastha Institute of Information Technology Delhi, India), Pravar Pathania (Indraprastha Institute of Information Technology Delhi, India), Keshav Goel (Indraprastha Institute of Information Technology Delhi, India), Tarun Sharma (Indraprastha Institute of Information Technology Delhi, India), and Sujay Deb (Indraprastha Institute of Information Technology Delhi, India)</i>	

Design and Development of VariScan: A Continuous Heart Rate Variability Monitor .....	177
<i>Aman Ranjan (IIIT Delhi, India), Megha Megha (IIIT Delhi, India), and Sujay Deb (IIIT Delhi, India)</i>	
Anomaly Detection From CCTV Camera Feed .....	181
<i>Aakash Aakash (Indraprastha Institute of Information Technology Delhi, India), Lakshay Chauhan (Indraprastha Institute of Information Technology Delhi, India), Shubham Sharma (Indraprastha Institute of Information Technology Delhi, India), and Sujay Deb (Indraprastha Institute of Information Technology Delhi, India)</i>	
A Hardware-Software Co-Design Approach to Implement PUFs and TRNGs on FPGAs .....	185
<i>Aditya Mathuriya (SVNIT Surat, India), Deepank Grover (IIIT Delhi, India), and Sujay Deb (IIIT Delhi, India)</i>	

## Special Session - 1: Emerging Computing Circuits, Systems and Clocking Strategies

VLSI Implementation of Edge Detection Chip: A Prospective Design .....	189
<i>Harsh Raj Thakur (Dept. of ECE National Institute of Technology Meghalaya, India) and Prabir Saha (Dept. of ECE National Institute of Technology Meghalaya, India)</i>	
Exploring the Application of Variable Frequency Clock as the Constituent of OCT .....	195
<i>Priyanka J (Vellore Institute of Technology, India), Pritam Bhattacharjee (Vellore Institute of Technology, India), and Alak Majumder (National Institute of Technology, India)</i>	

## ERS-3: Energy-Efficient, Reliable VLSI Systems (ERS)

0.6 to 1.2V Wide Voltage Range Bandgap Reference Generator in 18nm UTBB-FD-SOI Technology .....	199
<i>Tanisha Gupta (STMicroelectronics, UP), Shubham Jain (STMicroelectronics, UP), and Anuj Grover (IIITD, Delhi)</i>	
VLSI Architecture for the Phase Unwrapping Module in Contactless Vibration Sensing for Biomedical Applications .....	204
<i>Mujeev Khan (Aligarh Muslim University, India), Ashi Singhal (Aligarh Muslim University, India), Mohd Wajid (Aligarh Muslim University, India), and Abhishek Srivastava (IIIT Hyderabad, India)</i>	
Offline Power Estimation in CMOS VLSI Circuits using Machine Learning Model .....	210
<i>Dipti Sakshi Srivastava (NIT, India), Soumili Kundu (NIT, India), Aritra Senapati (Heritage Institute of Technology, India), and Hemanta Kumar Mondal (NIT, India)</i>	

## Special Session 2: Low-Power Circuit Design and Frameworks for Smart Devices

Memristor-Based Long Short-Term Memory Network for Accelerated Edge Intelligence ....	214
<i>Shekhar Suman Borah (The University of Texas at Tyler, USA), Prabha Sundaravadivel (The University of Texas at Tyler, USA), Reginald Fletcher (USDA Agricultural Research Service, USA), and Krishna Reddy (USDA Agricultural Research Service, USA)</i>	

An Algorithmic Approach of Generating a VFC of Low Average Frequency Ramp .....	220
<i>Priyanka J (Vellore Institute of Technology, India), Ankita Deb (Vellore Institute of Technology, India), Pritam Bhattacharjee (Vellore Institute of Technology, India), and Alak Majumder (National Institute of Technology, India)</i>	
Design and Circuit-Level Assessment of Memristor-NMOS for Low-Power Applications .....	224
<i>B.S.S. Tejesh (SRM University, India), Manas Ranjan Tripathy (KIIT University, India), M. Ramakrishnan (SRM University, India), K.Mariya Priya Darshini (Andhra Loyola Institute of Engineering and Technology, India), Vakkalakula Bharath Sreenivasulu (Manipal Institute of Technology, Bengaluru; Manipal Academy of Higher Education, India), and Ashish Kumar Singh (Chitkara University, India)</i>	
Design of an Operational Transconductance Amplifier-Based Charge Pump for Phase-Locked Loop Applications .....	230
<i>Payali Das (IIT Delhi, India) and Alak Majumder (NIT Arunachal Pradesh, India)</i>	

### **Special Session 3: Low-Power and Emerging compute circuits**

Efficient Framework with Sparse Acquisition in CMOS Image Sensors for Low-Power Edge Devices .....	235
<i>Wilfred Kisku (Indian Institute of Technology, India), Amandeep Kaur (Indian Institute of Technology, India), and Deepak Mishra (Indian Institute of Technology, India)</i>	
A Fully Digital Rail-to-Rail Low Power Dynamic Comparator for Smart Devices .....	240
<i>Bibhudutta Satapathy (Indian Institute of Technology, India), Utkarsh Srivastava (Indian Institute of Technology, India), and Amandeep Kaur (Indian Institute of Technology, India)</i>	
LSTM based Model Predictive Control Approach for Energy Management System in PV-Battery Integrated Microgrid Network .....	246
<i>Preetha Roselyn (Dept of Electrical and Electronics Engineering, SRM Institute of Science and Technology, Kattankulathur, Chennai, India), Prabha Sundaravadivel (Dept. of Electrical and Computer Engineering, The University of Texas at Tyler, Tyler, Texas, USA), V Vignesh Babu (Dept of Electrical and Electronics Engineering SRM Institute of Science and Technology, Kattankulathur -603203 Chennai, India), C Nithya (Department of Electrical and Electronics Engineering SRM Institute of Science and Technology, Kattankulathur -603203 Chennai, India), and D Devaraj (Kalasalingam Academy of Research and Education Srivilliputhur, India)</i>	
A Method of Variable Frequency Clock Generation .....	251
<i>Vipin Kumar Singh (NIT Arunachal Pradesh, India), Vijay Pratap Yadav (NIT Arunachal Pradesh, India), Tikaram Pokhrel (NIT Arunachal Pradesh, India), Pritam Bhattacharjee (VIT Chennai, India), and Alak Majumder (NIT Arunachal Pradesh, India)</i>	

### **SIP/AIR-2 Hardware for Secure Information Processing (SIP) and AI, Robotics, and Automation (AIR)**

HLS Based Rapid Pareto Front Search of Watermarked Convolutional Layer IP Design .....	255
<i>Anirban Sengupta (Indian Institute of Technology, India) and Vishal Chourasia (Indian Institute of Technology, India)</i>	

Deep Dive: CycleGAN-Driven Enhancement of Underwater Imagery .....	261
<i>Mishal Ahammed KT (SRM Institute of Science and Technology, India), Mohammed Fadil K (SRM Institute of Science and Technology, India), M. K. Vidhyalakshmi (SRM Institute of Science and Technology, India), and Aswathy K Cherian (SRM Institute of Science and Technology, India)</i>	
Cancer Prognosis and Survival Prediction .....	265
<i>K. Kumar (Government College of Engineering, India) and M. Gnanakumar (Government College of Technology, India)</i>	

## **ERS-4: Energy-Efficient, Reliable VLSI Systems (ERS)**

Power, Performance, and Area Optimisation of the RISC-V Processor .....	271
<i>Anushka Ganguly (Institute of Engineering and Management, India), Arindam Chakraborty (Institute of Engineering and Management, India), Akash Arun Ambekar (National Institute of Technology, India), and Hemanta Kumar Mondal (National Institute of Technology, India)</i>	
A 72 mW, 50 MHz Bandwidth Low-IF CMOS Receiver Front End with Improved Linearity and Dynamic Range .....	275
<i>Apsana Khatoon (Indian Institute of Information Technology, India) and Prasanna Kumar Misra (Indian Institute of Information Technology, India)</i>	
Efficient Motion Estimation for Video Compression using Approximate Arithmetic in Sum of Absolute Difference Computation .....	279
<i>R. Nandagopal (BITS Pilani Hyderabad Campus, India) and Sumit K. Chatterjee (BITS Pilani Hyderabad Campus, India)</i>	
Modular Implementation of Directory-Based Cache Coherence for Multicore Processing ..	284
<i>Ullas Pai (Indraprastha Institute of Information Technology Delhi), Naorem Akshaykumar (Indraprastha Institute of Information Technology Delhi), Deepank Grover (Indraprastha Institute of Information Technology Delhi), and Sujay Deb (Indraprastha Institute of Information Technology Delhi)</i>	

## **IoT - 2: Hardware/Software for Internet of Things and Consumer Electronics (IoT)**

Event-Based Vision for Real-Time Speed Detection: A Low Resource Utilization Hardware-Software Co-Design Approach .....	288
<i>Sohan Pagar (SVNIT Surat, India), Samhita Patil (SVNIT Surat, India), Tarun Sharma (IIIT Delhi, India), and Sujay Deb (IIIT Delhi, India)</i>	
Plant Disease Detection in Smart Agriculture: A Power-Aware Edge-AI Implementation on Cortex-A53 .....	293
<i>Tamonash Bhattacharyya (Indian Institute of Engineering Science and Technology, India), Anurag Mohan Roy (Indian Institute of Engineering Science and Technology, India), Suddhabrato Ghosh (Indian Institute of Engineering Science and Technology, India), and Prasun Ghosal (Indian Institute of Engineering Science and Technology, India)</i>	
Harnessing Knowledge-Distillation for Lightweight AI-Implementation on Resource-Constrained Device .....	299
<i>Abhishek Yadav (IIT Jodhpur, India), Vyom Kumar Gupta (IIIT Allahabad, India), and Binod Kumar (IIT Jodhpur, India)</i>	

## Special Session - 6: Smart Healthcare

- A Hybrid CNN-BiLSTM Neural Network Architecture for Early Prediction of Parkinson's Disease ..... 303  
*Mrityunjay Kumar Chauhan (Indian Institute of Engineering Science and Technology, India) and Prasun Ghosal (Indian Institute of Engineering Science and Technology, India)*
- Stress Detection and Monitoring: A Systematic Review ..... 309  
*Serina Nandan (Indian Institute of Engineering Science and Technology, India), Satota Mandal (Indian Institute of Engineering Science and Technology, India), and Prasun Ghosal (Indian Institute of Engineering Science and Technology, India)*

## Special Session - 5: Technologies for Smart Healthcare (SHT)

- iGLU 4.1: An Intelligent Framework of Diabetes Prediction using Glucose-Insulin Values and Physiological Parameters ..... 315  
*Prateek Jain (Nirma University, India), Amit M. Joshi (MNIT, India), and Saraju P. Mohanty (University of North Texas, USA)*
- Electrical Analysis of Stretchable Serpentine Interconnect for Flexible Electronic System ... 321  
*Gulafsha Bhatti (Dhirubhai Ambani Institute of Information and Communication Technology, India), Yash Agrawal (Dhirubhai Ambani Institute of Information and Communication Technology, India), and Vinay Palaparthi (Dhirubhai Ambani Institute of Information and Communication Technology, India)*

## AIR-2+VIS : Hardware/Software for AI, Robotics, Automation and Vehicular Intelligent Systems

- SegreBot: An IoT Based Waste Segregation System using MobileNetV2 and Inductive Sensor ... 326  
*R Abhinav Chaitanya (Vellore Institute of Technology, India), SH Sanjai (Vellore Institute of Technology, India), V Hariharan (Vellore Institute of Technology, India), N Dharun Muthaiah (Vellore Institute of Technology, India), J Jagadeesh (Vellore Institute of Technology, India), and V Berlin Hency (Vellore Institute of Technology, India)*
- Implementation and Analysis of Sparse DNN on GPU ..... 332  
*Aparna Nair M K (Indian Institute of Information Technology Kottayam, India), Nandhu Sam (Mahatma Gandhi University, India), Minu A Pillai (Indian Institute of Information Technology Kottayam, India), Nalesh S (Cochin University of Science and Technology, India), and Kala S (Indian Institute of Information Technology Kottayam, India)*
- rA\*: Re-Planned A\* Technique for Point-to-Point Robot Navigation in Dynamic Environments . 338  
*Tanudeep Ganguly (NIT Agartala, India), Rapti Chaudhuri (NIT Agartala, India), and Suman Deb (NIT Agartala, India)*
- A Novel Monocular Camera-Based Modular Reference Generation for Autonomous Vehicles .. 344  
*Sachin Thomas (Indian Institute of Science, India), Aparna Sharma (Indian Institute of Science, India), Ritika Pandey (Indian Institute of Science, India), and L. Umanand (Indian Institute of Science, India)*

## SRF

Deep Learning-Based Multiuser Classification for Malicious User Detection in 5G and Beyond Cooperative Sensing Systems .....	350
<i>Ram S Iyer (Rajiv Gandhi Institute of Petroleum Technology, India), Shivam Raj (Rajiv Gandhi Institute of Petroleum Technology, India), Vaibhav Mishra (Rajiv Gandhi Institute of Petroleum Technology, India), and Shivanshu Shrivastava (Rajiv Gandhi Institute of Petroleum Technology, India)</i>	
Side Channel Attack on 8051 Microcontroller .....	354
<i>Manda Yuktha (NIT Goa, India), Pragati Patel (NIT Goa, India), and Vasantha M.H. (NIT Goa, India)</i>	
Kalman Filter: A Crucial Step Towards the Development of NavIC .....	360
<i>Avinash Sharma (National Institute of Technology Durgapur, India), Abhishek Dutta (National Institute of Technology Durgapur, India), and Sujay Deb (Indraprastha Institute of Information Technology Delhi, India)</i>	
Deep Learning for Brain Tumor Detection with FPGA Pathway .....	364
<i>Aniruddha Mallick (Institute of Engineering &amp; Management, India), Hriya Prasad (National Institute of Technology, India), Prasenjit Maji (NIT, India), Subhabrata Banerjee (University of Engineering and Management, India), and Hemanta Kumar Mondal (National Institute of Technology, India)</i>	
Power, Performance and Area Optimization of Asynchronous FIFO .....	368
<i>Suman Kalyan Porel (National Institute of Technology, India), Subhadeep Nag (National Institute of Technology, India), Aniruddha Chandra (National Institute of Technology, India), and Hemanta Kumar Mondal (National Institute of Technology, India)</i>	
Design of a Portable and Non-Invasive Hemoglobin Measuring Device .....	372
<i>Riya Maiti (National Institute of Technology Durgapur, INDIA), Srijita Saha (National Institute of Technology Durgapur, INDIA), Kriti Shrivastava (National Institute of Technology Durgapur, INDIA), Kousik Midya (ICFAI University Hyderabad, INDIA), Arnab Chattopadhyay (Medical College, INDIA), and Ashis Kumar Dhara (National Institute of Technology Durgapur, INDIA)</i>	
Consequence of Various Clock Parameters on Power / Timing Analysis for VLSI Circuits ....	376
<i>Subhadeep Nag (NIT, India), Suman Kalyan Porel (NIT, India), Dyuti Sengupta (NIT, India), Aniruddha Chandra (NIT, India), and Hemanta Kumar Mondal (NIT, India)</i>	
SecureHD: Designing Low-Cost Reliable and Security Aware Hardware Accelerators During High-Level Synthesis for Computationally Intensive Application Frameworks .....	380
<i>Rahul Chaurasia (Indian Institute of Technology Indore, India) and Anirban Sengupta (Indian Institute of Technology Indore, India)</i>	
<b>Author Index .....</b>	<b>385</b>

# Deep Learning for Brain Tumor Detection with FPGA Pathway

Publisher: **IEEE**

[Cite This](#)



[Aniruddha Mallick](#) ; [Hriya Prasad](#) ; [Prasenjit Maji](#) ; [Subhabrata Banerjee](#) ; [Hemanta Kumar Mondal](#) [All Authors](#)

**3**  
Cites in  
Papers

**141**  
Full  
Text Views



## Abstract

### Document Sections

- I. Introduction
- II. Related Prior Works
- III. System Architecture and Methodologies
- IV. Experimental Results and Performance Analysis
- V. Conclusion

## Authors

[Figures](#)

[References](#)

[Citations](#)

[Keywords](#)

[Metrics](#)

[More Like This](#)

### Abstract:

Brain tumors, particularly gliomas, present significant challenges in medical science because of their high incidence, recurrence, and mortality rates. Perfect diagnosis using Magnetic Resonance Imaging (MRI) is crucial. Recent development in deep learning, particularly in Convolutional Neural Networks (CNNs) and transfer learning models, have significantly enhanced the automation and accuracy of medical image analysis. This work proposes a comprehensive framework for classification of brain tumor using MRI data, integrating CNN, VGG16, and EfficientNetB0 models with a Field Programmable Gate Array (FPGA) implementation pathway. Our approach enhances the models' resilience and applicability using robust data augmentation methods, including geometrical transformation. Experimental results demonstrate that both CNN and EfficientNetB0 achieve classification accuracies exceeding 90%, showcasing their effectiveness in distinguishing between gliomas, meningiomas, and pituitary tumors. The FPGA-based accelerator significantly improves processing efficiency. This framework advances tumor classification and addresses computational challenges, paving the way for practical applications in medical diagnostics.

Published in: [2024 IEEE International Symposium on Smart Electronic Systems \(ISES\)](#)

Date of Conference: 16-18 December 2024

DOI: [10.1109/ISES63344.2024.00082](#)

Date Added to IEEE Xplore: 21 February 2025

Publisher: IEEE

#### ISBN Information:

Electronic ISBN:979-8-3315-3322-9

Print on Demand(PoD) ISBN:979-8-3315-3323-6

Conference Location: New Delhi, India

#### ISSN Information:

Electronic ISSN: 2832-3602

Print on Demand(PoD) ISSN: 2832-3610

### I. Introduction

Brain tumors represent one of the most critical challenges in medical science due to their high incidence, recurrence, and mortality rates. Gliomas, in particular, are the most common malignant tumors originating from glial cells within the brain and spinal cord. Precise and prompt diagnosis is necessary for productive treatment and enhanced survival outcomes. MRI is the primary tool for identifying and diagnosing brain tumors, offering precise images of brain structures and abnormalities. However, the Hand-drawn segmentation and classification of brain tumors from MRI images by radiologists is time-consuming and error-prone due to the increasing volume of medical imaging data.

[Sign in to Continue Reading](#)

### Authors

[Aniruddha Mallick](#)

Electronics and Commu. Engg., Institute of Engineering & Management, Kolkata, India

[Hriya Prasad](#)

Electronics and Commu. Engg., National Institute of Technology, Durgapur, India

[Prasenjit Maji](#)

Computer Science and Design, ECE, Dr. B. C. Roy Engineering College, NIT, Durgapur, Durgapur, India

[Subhabrata Banerjee](#)

Electronics and Communication Engineering, Institute of Engineering & Management, University of Engineering and Management, Kolkata, India



[Hemanta Kumar Mondal](#) 

Electronics and Communication Engineering, National Institute of Technology, Durgapur, India

Figures	▼
References	▼
Citations	▼
Keywords	▼
Metrics	▼

[Back to Results](#)



<b>IEEE Personal Account</b>	<b>Purchase Details</b>	<b>Profile Information</b>	<b>Need Help?</b>	<b>Follow</b>
CHANGE USERNAME/PASSWORD	PAYMENT OPTIONS VIEW PURCHASED DOCUMENTS	COMMUNICATIONS PREFERENCES PROFESSION AND EDUCATION TECHNICAL INTERESTS	US & CANADA: +1 800 678 4333 WORLDWIDE: +1 732 981 0060 CONTACT & SUPPORT	    

[About IEEE Xplore](#) | [Contact Us](#) | [Help](#) | [Accessibility](#) | [Terms of Use](#) | [Nondiscrimination Policy](#) | [IEEE Ethics Reporting](#)  | [Sitemap](#) | [IEEE Privacy Policy](#)

A public charity, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.

© Copyright 2026 IEEE - All rights reserved, including rights for text and data mining and training of artificial intelligence and similar technologies.