

Proceedings of

5th International Conference

on

2023 Devices for Integrated Circuit (DevIC)

7-8 April, 2023, Kalyani, Nadia, India

Organized by

IEEE KGEC Student Branch Chapter

In association with

Department of ECE, Kalyani Government Engineering College

Edited by

Dr. Angsuman Sarkar Dr. Sandip Nandi

Kalyani Government Engineering College

2023 Devices for Integrated Circuit (DevIC)

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For reprint or republication permission, email to IEEE Copyrights Manager at pubs-permissions@ieee.org. All rights reserved. Copyright ©2023 by IEEE.

Part Number: CFP23K13-ART

ISBN: 979-8-3503-4726-5

Table of Contents

		Page No.
	Message from the General Chair	xi
	Message from the Editors	xii
1.	Enhancing the Performance of Electrostatically Doped Double POLO PERC Solar Cell through Metal Silicides Savita Kashyap, Rahul Pandey, Jaya Madan and Rajnish Sharma	1-4
2.	Design of Low power and High-Performance Decoder Using Carbon Nanotube Field Effect Transistor (CNTFET) Prashant Kumar, Neeraj Gupta, Lalit Rai, Rashmi Gupta	5-8
3.	1-bit Magnitude Comparator based on Reversible Logic using QCA	9-12
	Technology Vaishali Dhare and Divy Modi	
4.	Gate Engineered IGBT with Improved Device Performance	13-16
	Satish Kumar Sahu, Saji. T. Chacko, Onika Parmar and Amit Singh Rajput	
5.	Performance Analysis of Low Power Multiplexer for Communication System Lalit Rai, Neeraj Gupta, Prashant Kumar, Rashmi Gupta	17-21
6.	Input Variable Bypass or IVB Technique for Logic Functions Simplification Heranmoy Maity, Parna Kundu, Aritra Bhowmik and Arijit Kr Barik	22-25
7.	Implementation of the Quantum BCD-to-Excess-3 Code Converter using New Quantum Reversible Circuit Block Parna Kundu, Heranmoy Maity, Aritra Bhowmik and Biswajit Roy	26-29
8.	Comparative Analysis of EEPL and PPL Techniques in 18nm FinFET Technology Gautam Rana, Kulbhushan Sharma, Anjali Sharma, Lipika Gupta and Ashish	30-33
9.	Sachdeva Design and Simulation of Cascode Current reuse low power Operational transconductance amplifier Ravi Kumar, Kulbhushan Sharma, Ashish Sachdeva and Lipika Gupta	34-37
10.	Optimizing Photovoltaic Performance of MASnPbI ₃ Perovskite Solar Cells through Layer Thickness Variations Savita Rawat, Nikhil Shrivastav, Rahul Pandey and Jaya Madan	38-41
11.	Slotted Waveguide Antenna for Microwave Remote Sensing Applications	42-47

	Mandar Chakrabarti, Malay Ganguly and Abir Chattopadhyay	
12.	One Dimensional Chaotic map Implementation in FPGA board for Image	48-51
	Encryption Pradipta Sarkar, Anup Das and Aloke Saha	
13.	Impact of Doping Variation on the Performance of Sb ₂ S ₃ based Solar Cell using Device Simulations Vishal Yadav, Savita Kashyap, Rahul Pandey and Jaya Madan	52-55
14.	Towards Energy-Efficient Cost-Effective Toffoli Gate Design using Quantum Cellular Automata Debasmita Manna, Chiradeep Mukherjee, Ananya Banerjee, Manali Dhar,	56-60
15.	Saradindu Panda and Bansibadan Maji Analysis of FDSOI-Negative Capacitance MOSFET with Respect to Different Oxide Thickness and Temperatures Vydha Pradeep Kumar and Deepak Kumar Panda	61-66
16.	Study on the impact of CuI as Hole Transport Layer (HTL) for CZTS-based Solar Cell	67-70
	Pratap Kumar Dakua, Dr Deepak Kumar Panda, A Laidouci and Sradhanjali sahu	
17.	Threshold Voltage Analysis of E-mode Recessed p-GaN Gate HEMT-A Simulation Based Study	71-76
	Hindol Bhattacharjee, Anup Dey and Avishek Saha	
18.	Design and Modeling of a Label-free JLTFET Based Biosensor for Enhanced Sensitivity	77-81
	Pratikhya Raut, Umakanta Nanda and Deepak Kumar Panda	
19.	A Deep Learning Aided Intelligent Framework for Condition Monitoring of Electrical Machinery Biswarup Ganguly, Radha Kumari Ray, Arunava Chatterjee and Subho Paul	82-86
20.	Novel 32nm CMOS Ternary 3's Complement Generator	87-91
	Sudeshna Dutta, Snigdha Dutta, Osman Hossain Siddique, Rimpa Dey And Aloke Saha	
21.	Augmenting CIGS Solar Cell Efficiency through Optimization of Layer Thickness and Front Electrode Transparency Nikhil Shrivastav, Rahul Pandey and Jaya Madan	92-95
22.	Gate Modulated Graphene Channel TFET with Enhanced Switching Current Ratio	96-99
	Abhijit Panda, Sidhartha Dash and Guru Prasad Mishra	
23.	Dielectric-Pocket based Multi-channel Nanowire Field Effect Transistor for High-speed Operations	100-103
	Ushodaya Ayyala Soma Yajula, Girija Sahoo and G. P. Mishra	
24.	Improvement of Electron Transport in Pseudomorphic In _{0.52} Al _{0.48} As/In _y Ga _{1-y} As Double Quantum Well Structure	104-107

	Ram Chandra Swain, Ajit K. Sahu, Narayan Sahoo, Madhusudan Mishra and	
25.	Trinath Sahu Low Lead All-Inorganic Hybrid Perovskite: A Study of Interface Defects using SCAPS-1D	108-112
	Navdeep kaur, Jaya Madan and Rahul Pandey	
26.	Sensitivity Analysis of MEMS-based Piezoresistive Pressure Sensor Implementing Ritz Method	113-118
	Kakali Das and Himadri Dutta	
27.	Device Performance Analysis for Different Gate Locations in AlGaN/GaN HEMT by Silvaco Simulation Mihir Mahata, Soumyadip Chatterjee, Tania Das and Angsuman Sarkar	119-123
• 0		
28.	Characterization and Thermal Steadiness of Trenched stepped gate SON MOSFET for future CMOS devices	124-128
	Sikha Mishra, Guru Mishra and Soumya Mohanty	
29.	Truncated Corner and Slotted Wearable Textile Multiband Antenna for	129-133
	Wireless Applications Geetanjali Sharma, Neeru Kashyap, Shaminder Kaur and Poonam Jindal	
30.	Implementation of Retiming Technique for Clock Period Optimization by	134-138
	Brute-Force Approach Vishwaraj Mahan and Manish Patel	
31.	Performance Analysis of Double Gate MOSFET withHigh-k Dielectric	139-143
	Neeraj Gupta, Bal Krishan, Neelam Bedwal, Prashant Kumar, Ved Prakash	
32.	Highly sensitive surface plasmon-based refractive index sensor in the optical communication band using ZnS-PVP layers Sambhavi Shukla, Sindura Patria, Ananya Singh and Pankaj Arora	144-147
33.	Effect of Electron Transport Layer on Tin based Perovskite Solar Cells	148-151
	Somnath Dasgupta, Syed Sadique Anwer Askari, Gufran Ahmad and Mihir	
34.	Dibit-based Frequency encoded Fredkin gate	152-157
	Surajit Bosu and Baibaswata Bhattacharjee	
35.	High Gain Farming and Data Analytics using IoT	158-162
36.	Manoj Singh Adhikari, Arunava Majumder, Ahmin Mukhthar Sheifudeen, Kamireddy Harshavardhan Reddy, Manoj Sidhwani and Yogesh Kumar Verma A Review on Emerging Tunnel FET Structures for High-speed and Lowpower Circuit Applications	163-167
	Chandan Kumar Pandey, Diganta Das, Kadava R. N. Karthik, Tammisetti Ashok, Anil Pathakamuri and Siva Rama Krishna	
37.	Investigation of 2D nanomaterials on Indium Phosphide-based plasmonic devices for sensing in the optical communication band	168-172

Sambhavi Shukla, Yash Tripathy, Kshitij Sanghi and Pankaj Arora

38.	Resonant Method for Determining the Dielectric Characteristics of A Mixture of Small Dispersed Bulk Materials at Ka-Band	173-176
	Alexander Kogut, Sergey Nosatiuk, Boutaina Benhmimou, Fatima Zahra Lamzouri, Rachid Ahl Laamara, Mohamed El Bakkali, Sandeep Kumar Arora, Praveen Kumar Malik and Rajesh Singh	
39.	Performance Investigation of Inverted T-shaped Heterojunction FinFET along with Oxide Stacking Vishal Narula, Shekhar Verma, Suman Lata Tripathi, Balwinder Raj	177-181
40.	Single Layer Design of Dual Banyan Network Using Quantum-Dot Cellular Automata Jadav Chandra Das, Bikash Debnath, Debashis De and Angsuman Sarkar	182-185
41.	A Different Approach for Traffic Management System for Emergency Vehicles During Heavy Traffic for Biomedical Applications Sehan Balajee Pilli, Katha Raja Indra Sena Reddy, Abhinav Jain, Sumit Yadav, V. Naga Babu, Yogesh Kumar Verma	186-189
42.	Global horizontal irradiance and wind speed prediction using ANN: Comprehensive Study Pooja Malik, Praveen Kumar Malik, Rajesh Singh and Anita Gehlot	190-193
43.	Technical Intercession of Artificial Intelligence in Solving Online Dispute Resolution Samta Kathuria, Krishna Rastogi, Rajesh Bahuguna, Anita Gehlot, Praveen	194-198
44.	Malik and Prafful Negi Design of a Reliable Copyright Management System Based on Blockchain	199-202
	Samta Kathuria, Radhika Nautiyal, Radhey Shyam Jha, Anita Gehlot, Anil Kumar and Praveen Malik	
45.	Cyber Physical System Role in Stock Market	203-206
	Samta Kathuria, Aadidevam Dhyani, Deepa Bisht, Anita Gehlot, Radhika Nautiyal and Sushabhan Choudhury	
46.	Artificial Intelligence and Internet of Things Based Technological Advancement in Domain of Horticulture 4.0 Samta Kathuria, Reemashree Das, Siddharth Shanker Bhatt, Rajesh Singh,	207-211
47.	Gunjan Chhabra and Praveen Malik Digitalization Transformation: Essence of Virtual Reality Indulging in the Mental Health of People	212-216
	Shweta Pandey, Navneet Shankar Pandey, Poonam Rawat, Rajesh Singh and Hardeep Kaur	
48.	Enabling Technologies for Wildlife Conservation	217-220
	Shweta Pandey, Aarju Jangra, Rajesh Bahuguna, Rajesh Singh, Gunjan Chhabra and Sushabhan Choudhury	
49.	Significance of Emerging Technological Advancements in Transition of Green Economy	221-224

	Shweta Pandey, Reeta Rautela, Shravan Kumar, Namrata Prakash, Anil Kumar and Praveen Malik	
50.	Investigation of Quantum Ballistic Transport in Single Strand DNA with Silicon Carbide Nanotube: A High performance Embedded System Debarati Dey Roy, Anirban Ghosal, Abhilasha, Nikki Singh, Nivedita Sinha and Swarnali Saha	225-228
51.	Subsuming AI, IoT and Big Data in Smart Farm Practices	229-232
	Shweta Pandey, Anita Gehlot, Vaibhav Pandey, namrata kathuria, Praveen Kumar Malik and Gunjan Chhabra	
52.	Role of Technology Under Advancement of Industrialisation in Intellectual Property Rights	233-236
	Shweta Pandey, Rahul Pandey, Rajesh Bahuguna, Poonam Rawat, Rajesh Singh and Aditi Bansal	
53.	High Gain Multistage CMOS Amplifier Design at 45nm technology node	237-242
	Suman Tripathi, Balwinder Raj, Shekher Verma, Vishal Narula and Sobhit Saxena	
54.	Design of Secure Reversible Select, Cross and Variation (RSCV) Architecture in Quantum Computing	243-247
	Arpita Kundu, Jadav Chandra Das, Debashis De, Bikash Debnath and Angsuman Sarkar	
55.	The Ground Switcher	248-252
	Usama Thakur	
56.	AlGaN/GaN based HEMT with AIN spacer and Nucleation layer for high power application	253-256
	Jadhav Swati Dhondiram and Aboo Bakar Khan	
57.	IoT Based Monitoring of Environment in a Smart Hydroponic System	257-260
	M.K. Shukla, Archana Kanwar, Soumyadeep Raul, Agili Vishnu Sai and Bhupinder Verma	
58.	Phase Transition Material modulated Hyper-FET for Digital Applications	261-265
	Ritika Sorot, Anubha Goel and Sonam Rewari	
59.	Minimally Coupled E-Shaped Dual-band Antenna for Wireless Applications	266-271
	Sourav Bhattacharyya, Aritra Bhowmik and Karunamoy Chatterjee	
60.	Intersubband effects on electron mobility in GaAs/ InxGa1-xAs Quantum well FET with asymmetric doping profiles Sangita Rani Panda, Manoranjan Pradhan, Trinath Sahu and Ajit Kumar	272-276
<i>c</i> 1	Panda	
61.	An Offset-Fed T-Shaped Two-Port MIMO Antenna for 38 GHz 5G Millimeter-Wave band Applications Parminder Kaur, Shivani Malhotra and Manish Sharma	277-281
62.	9T SRAM Cell for Computation-In-Memory Architectures: Proposal & Investigation	282-286

	Aman Kumar Gupta, Prashant Joshi, Shobhit Srivastava, Sourabh Panwar, Rajendra Singh Shekhawat, Abhishek Kilak, Shivendra Yadav, Deepak Joshi and Abhishek Acharya	
63.	Analysis of SiGe, InGaAs and GaN on 5nm MOSFET Modelling with Applications	287-290
	Raktim Chakraborty and Jyotsna Kumar Mandal	
64.	A Temperature Compensated Beta-Multiplier Based Sub-1 V Voltage Reference Circuit for Low-Voltage Applications Soham Banerjee, Soumita Chatterjee, Koyel Mukherjee and Soumya Pandit	291-295
65.	Design a self-charging electric vehicle with multiple natural energy sources	296-301
	Ramchandra Sahani, Manas Daga, Ishak Jamatia, Pavan Kumar and Suman Lata Tripathi	
66.	Adaptable Terahertz absorber using circular shaped Graphene Metamaterial for LO Technology	302-306
	Lavanya B, Sagadevan K, Elizabeth Caroline Britto, Gayathri S and Mohamed Nizar S	
67.	An Exploration of Photovoltaic Performance of the Rb2SnI6 using DFT and SCAPS-1D	307-311
	Babban Kumar Ravidas, Abhijit Das, Mukesh Kumar Roy and Dip Prakash Samajdar	
68.	Efficiency Enhancement GaAs Ultra-Thin Solar Cell Using Anti-Reflection Coating	312-315
	D V Prashant, Suneet Kumar Agnihotri and Dip Prakash Samajdar	
69.	An on-demand charging schedule utilizing multiple mobile charging vehicles for WRSNs	316-320
	Sk Md Abidar Rahaman, Md Azharuddin	
70.	IOT Based Precision Agri-Bot	321-324
71	Manoj Singh Adhikari, Kumaran Muthu Ramalingam, Abhinav Anand, Gokul Prasath Venkatesan, Aravind Raj Ravi and Naman Thakur	225 226
71.	Mechanical and Electrical Performance of Stretchable Honeycomb Interconnect With Aspect Ratio Variation Ananya Bhattacharjee and Ratul Kumar Baruah	325-329
72.	Configurable 8T SRAM-based Computing In-Memory Architecture for Enabling Shift Operation and Multibit Dot-Product Engines Chakka Yeswanth, Shobhit Srivastava, Shashidhara M, Sourabh Panwar,	330-334
73.	Deepak Joshi and Abhishek Acharya Design of a Catenary Shaped Multiband-MIMO Antenna for Ultra- Wideband Applications	335-340
	Lovish Matta, Bhanu Sharma and Manish Sharma	
74.	Low Power Bio-Amplifier Using Charge Distribution Technique at CMOS 45nm Technology: A Review	341-345
	Anilsagar Pothana Tarun Kollati Sohhit Saxena and Suman Lata Tripathi	

75.	Design of an IoT Based Smart Medicine Box	346-349
	Patan Salman Khan, Manoj Singh Adhikari, Gangadhar Senapathi, Bhawna Chatterjee, Duvyu Vinodh Reddy and Praveen Malik	
76.	Study on Effect of Si-SiO2 and SiGe-HfO2 to Design 8nm Double Gate MOSFET with Applications Shrabanti Kundu and Jyotsna Kumar Mandal	350-354
	Shrabanii Kunau ana Jyoisha Kumar Manaai	
77.	Design and Analysis of High-Efficiency Eco-friendly Lead-free Perovskite Solar Cell with TiO2 and C60 Electron Transport Layers Rabin Paul, Shweta Shukla, Trupti Ranjan Lenka, Fazal Talukdar, Nour El	355-358
78.	Islam Boukortt and Hieu Pham Trung Nguyen Schottky barrier height modulation of Metal-WS2 contact by molecular doping technique	359-363
	Arpita Roy, Santanu Sharma and Biplob Mondal	
79.	Graphene Nanoribbon based Triple Barrier Double Quantum Well Resonant Tunnelling Diode	364-367
0.0	Madhusudan Mishra, Narayan Sahoo, Trinath Sahu, Nikhil Ranjan Das, Sukanta Kumar Tripathy and Naba Kanta Sahoo	260 271
80.	Design of DC-DC Boost Converter Using PFM Switching Technique	368-371
	Maliha Naaz, Kaleem Fatima, B.Rajendra Naik, Shaik Abu Anzar Sayeed, Syed Saquib Ahmed and Mohammed Shahzaib Ashher	
81.	Assessing the Impact of Defects on Energy Dissipation of QCA LT Gate using ML Models	372-376
	Manali Dhar, Chiradeep Mukherjee, Ananya Banerjee, Debasmita Manna, Saradindu Panda and Bansibadan Maji	
82.	A DC-DC Boost Converter using PWM with 65%efficiency	377-382
	Maliha Naaz, Kaleem Fatima, B.Rajendra Naik, Mohammad Ibrahim, Asfiya Jabeen and Syed Junaid Hussain	
83.	Ultra-low-power 4th order quasi-floating gate class- AB flipped source follower filter for biomedical Applications	383-386
	Diksha Thakur and Kulbhushan Sharma	
84.	Sensitivity Enhancement of Capacitive MEMS Accelerometer by Design of the Device Geometry	387-391
	Mahua Raha Patra, Kalyan Biswas	
85.	Impact of Doping and Temperature on Mobility in Single and Dual Core S/D GAA FinFETs	392-395
	Rupam Goswami, Dwipayan Nath, Prachuryya Das, Priyam Pathak, Deepjyoti Deb and Hirakjyoti Choudhury	
86.	IoT Based Smart Work Jacket for Coal Miners	396-399
	Manoj Singh Adhikari, Sabbisetty Phanindra , Balla Chiru Chandana Surya Hasa , Rudra Prasada Rao, Sura Jaya Kumar Reddy and Praveen Malik	
87.	Nano porous Structure formation on Multicrystalline Silicon Surface by using Chemical Etching method Sangeeta Barua, Sikha Bandyopadhyay and Sayan Chatterjee	400-403

88.	FPGA Implementation of Area Efficient 16-Bit Vedic Multiplier Using Higher Order Compressors	404-407
	P Sairam, K Manikumar, K Manikumar, B Uday Narayana and K.V.Gowreesrinivas	
89.	Statistical Analysis of Integration of renewable DGs in IEEE-9 Bus System using ETAP Simulation	408-412
	Pooja Jain, Ankush Tandon, Divam Pareek and Asheesh Verma	
90.	An exhaustive review on recent advances in paper-based microfluidic device for malaria diagnosis	413-418
	Tummalapalli Mounika, Saibaba Vemula, Puppala Lakshmi Usha, Shaik Afroz and Jasti sateesh	
91.	Analysis of FLC technique with P&O Algorithm under variable weather condition	419-424
	Firdos Ahmed Eshete, Dip Prakash Samajdar, Anil Kumar	
92.	Temperature Sensitive analysis of Junctionless Nanowire Ferroelectric Field Effect Transistor (JNFe- FET) for Enhanced Analog Performance Shalu Garg, Jasdeep Kaur, Anubha Goel, Subhasis Haldar and R.S. Gupta	425-429
93.	Comparative Performance between V/F and Rotor Flux-Oriented Controls	430-435
	of Induction Motor Drive Souvik Laha, Jayanta Dhali and Pritam Kumar Gayen	
94.	An approach for modeling propagation delay of a subthreshold inverter	436-441
	incorporating DIBL effect Ilika Mitra, Wasim Habib, Silpi Sarkar, Saheli Sarkhel and Soumya Pandit	
95.	CNTFET-based design of low power charge pump technique-based voltage multiplier	442-445
	Ricky Rajora, Kulbhushan Sharma, Lipika Gupta and Ashish Sachdeva	
96.	Early Prediction of Cataract using Convolutional Neural Network	446-450
	Shuvam Chakraborty and Susovan Jana	
97.	Design and Implementation of Hybrid Full Adder Based 16-bit Multiplication Using FPGA	451-454
	K.V.Gowreesrinivas, B.Usha Sri, S.Saideepak, G.Tarun, I.Sathya sagar	
98.	A Review of Low-Power Static Random Access Memory (SRAM) Designs	455-459
	Neetu Rathi, Anil Kumar, Neeraj Gupta and Sanjay Kumar Singh	
99.	Biosensing attributes of Trench Double Gate Junctionless Field Effect Transistor	460-464
	Palasri Dhar, Soumik Podder, Sunipa Roy and Souman Bej	
100.	Performance Evaluation of Buried Gate Oxide based Negative Capacitance FinFETs	465-469
	Vibhuti Chauhan and Dip Prakash Samajdar	

101.	Analytical Model of Dual Cavity Nanowire Tunnel FET-based Dielectric Modulated Biosensor	470-475
	Saheli Sarkhel, Priyanka Saha, Ankit Dixit, Taha Saquib, Sunil Rathore, Rajeewa Kumar Jaisawal, P. N. Kondekar and Navjeet Bagga	
102.	Applications of MOSFET-Based High-frequency Signal Processing Memristor	476-480
	Mourina Ghosh, Pulak Mondal and Gouranga Mondal	
103.	Sub-threshold swing analysis for NC-TFET in Low-Power Biomedical Applications	481-485
	Sheetal Singh and Subodh Wairya	
104.	Noise Analysis in FinFET-based Analog Circuit with Technology Scaling	486-489
105.	Mallikarjun Patil, Shashank Banchhor, Sunil Rathore, Rajeewa Kumar Jaisawal, Navneet Gandhi, P. N. Kondekar and Navjeet Bagga Memory Compiler Performance Prediction using Recurrent Neural	490-495
	Network Sabir Hussain, MA Raheem and Afaq Ahmed	
106.	FPGA-based Design of a Fault Injector for Binarized Convolutional Neural Network	496-500
	Sowvik Dey, Arijit Patra And Amiya Karmakar	
107.	Design and Analysis of 8x8 SRAM Memory Array using 45nm Technology at 100MHz	501-506
	Namgiri Snehith, E Santosh Kumar and Srinivasa Rao Karumuri	
108.	Design and Analysis of Dielectrically Modulated Tunnel FET Embedded Nanocavity for breast cancer cells	507-510
	P Harika, Girija Sravani K, Srinivasa Rao K	
109.	Design of Low Power, Low Noise with High Output Swing Preamplifier for Cochlear Implants Navin Kumar, Sourav Nath, Koushik Guha, Krishna Baishnab and Srinivasa	511-515
110.	Rao Karumuri Analytical Modeling of Asymmetric Junctionless Dual Material Double Gate MOSFET with Underlap for Enhanced Hot Carrier Reliability Arighna basak, Arpan Deyasi and Angsuman Sarkar	516-521
111.	Gate-to-Source Leakage Current Computation in Symmetric Double Gate MOSFET incorporating Short Channel Effects Supratim Datta, Arighna basak and Arpan Deyasi	522-525
112.	Analysis of Source, Drain and Gate Field Plated AlGaN/GaN Based HEMT for High Breakdown Voltage Soumak Nandi, Mukesh Kumar, Shashank Kumar Dubey and Aminul Islam	526-530
113.	Semi-empirical modeling of rectangular triple gate FinFET incorporating the effect of 2D quantum confinement	531-536
	Pratip Chakraborty, Supratim Das, Sabyasachi Sen, Madhumita Das Sarkar and Ria Bose	

114.	Temperature-based Numerical Simulation investigation of the analog performance of AlGaN/GaNMOS-HEMT	537-541
	Ruby Mann, Shobha Sharma, Sonam Rewari and R.S. Gupta	
115.	DFT Modeling of a MoS ₂ Monolayer for C ₆ H ₁₂ and C ₄ H ₈ O Detection in	542-545
	Lung Cancer	
	Dikcha Chhetri, Prasanna karki, Sumiran Pokhrel, Pronita Chettri, Bibek	
	Chettri, Sanat Das and Bikash Sharma	
116.	Ensemble Learning strategy in modeling of future generation nanoscale	546-550
	devices using Machine Learning	
	Rachita Ghoshhajra, Kalyan Biswas, Mahamuda Sultana and Angsuman Sarkar	

One Dimensional Chaotic map Implementation in FPGA board for Image Encryption

Pradipta Sarkar

Department of Electronics and

Communication Engineering

Dr. B. C. Roy Engineering College

Durgapur, India

pradipta.sarkar@bcrec.ac.in

Anup Kumar Das
Department of Electronics and
Communication Engineering
Dr. B. C. Roy Engineering College
Durgapur, India
anup.das@bcrec.ac.in

Aloke Saha
Department of Electronics and
Communication Engineering
Dr. B. C. Roy Engineering College
Durgapur, India
aloke.saha@bcrec.ac.in

Abstract— Internet information transport has always been accompanied by significant security concerns. After and during the epidemic, it has been noticed that as digital transactions increase, so do instances of intrusion and hacking. Consequently, the demand for safe transactions increases. This study proposes a cryptographic method for image encryption and decryption based on chaotic and associated algorithms. In this article one dimensional logistic chaotic map has been implemented in FPGA board for image encryption and addition, we conduct several performance analyses and methods, such as Histogram Analysis, Entropy Analysis, to evaluate the quality of the encryption and confirm that the specified standard has been fulfilled.

Keywords—chaos, FPGA, encryption, decryption.

I. INTRODUCTION

There are many engineering and scientific applications for chaotic phenomena, including nonlinear control, secure data communication, and image encryption [1]. It is generally agreed upon in the academic literature that microcontrollers, discrete electrical components, and an FPGA board can be used to build chaos-based systems [2]. Rapid prototyping of chaotic phenomena has gained popularity thanks to the implementation of chaotic systems in field-programmable gate arrays (FPGA) [3]. To quickly prototype new hardware, many researchers are turning to FPGAs for use in chaos systems, memresistors, and other non-clonable physical functions [4]. In this paper, one dimensional chaotic image encryption and decryption of colour image has been implemented in hardware environment i.e. using FPGA board. Encryption is a technique for hiding the sensitive information for the purposes of storing and transmitting it in a format that only the intended recipients can understand and process in secure environment [6]. Banking transactions, defence security information, and medical image diagnostics are just a few examples of the kinds of confidential data that can be protected using encryption, which is both effective and secure even when stored and transmitted over unsecured channels. There are a few cryptographic apps [7-8] in the literature that make use of chaos theory, but most of them are built in Matlab or on microcontrollers. A method of encrypting data using quadratic and cubic maps on the bit plane is detailed in [9]. In reference [10], we find a lossy method of picture compression and encryption using singular value decomposition, discrete wavelet transform, and Huffman coding.

The two-dimensional Sine-Henon adaptation model is described in [11]. (2D-SHAM). Colorful DNA coding and

time chaos are shown graphically in [12]. To improve the safety of the encrypted image, the hash function SHA-256 modifies the structure parameters and initial conditions, while the nonlinear coupled algorithm map-based coupled map lattice creates the secret key sequences [13]. The paper [14] details the implementation of a real-time image cryptosystem using two ATMEGA 32 microcontrollers. Image encryption makes use of a hyperchaotic scheme, as described in [15]. The novel colour based image encryption is describes in [16]. Since no prior work describes using FPGA to implement chaotic cryptosystems in colour images, we present the implementation method of chaos-based cryptosystems in FPGA here, specifically the one dimensional logistic map in a chaotic regime. The structure of the section that follows is as follows: The second section explains the algorithm of onedimensional logistic map using FPGA. In Section III, a block diagram and explanation of the proposed FPGA-based encryption are presented. The results of simulation experiments and cryptanalysis techniques such as histogram, entropy analysis, etc. are described in Section IV. Section V describes the concluding remarks.

II. PROPOSED ALGORITHMS

A. Process flow description:

The one-dimensional logistic chaotic map has been implemented in the FPGA Xilinx BASYS-3 board for image encryption and decryption purpose. The equation of the one dimensional chaotic maps is given by

$$x_{i+1} = r * x_i * (1 - x_i) \tag{1}$$

Where r is the parameter value. The chaotic regimen of the equation (1) when the r is in between 3 to 3.99. In the proposed scheme r is choosen as 3.89.

The FPGA Basys -3 board is equipped with the necessary components; it has 450 MHz of internal clock frequency, an analog-to-digital converter (ADC), 33,280 logic cells distributed across 5200 slices of memory, 5 clock control tiles, 90 DSP slices, and 1800 Kbit of fast block ram. At first a colour image has been separated into R-channel, G- channel and B-channel matrix by MATLAB software and the pixel values of three channels has been saved into the memory. One dimensional chaotic map also implemented in Matlab software to encrypt the pixel values of three channels. Next the 128 by 128 colour pixel values of R-channel logical operation (EX-OR) with the 128 by 128 chaotic sequence of the initial values of (xi=0.5, r=3.89) and saved into the memory location. The same process repeated for G-channel and B-Channel Pixel values and the chaotic sequence of the