

Proceedings of

# **5th International Conference**

on

# **2023 Devices for Integrated Circuit (DevIC)**

7-8 April, 2023, Kalyani, Nadia, India

Organized by

# **IEEE KGEC Student Branch Chapter**

In association with

Department of ECE, Kalyani Government Engineering College

Edited by Dr. Angsuman Sarkar Dr. Sandip Nandi

Kalyani Government Engineering College

## 2023 Devices for Integrated Circuit (DevIC)

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For reprint or republication permission, email to IEEE Copyrights Manager at pubs-permissions@ieee.org. All rights reserved. Copyright ©2023 by IEEE.

Part Number: CFP23K13-ART

ISBN: 979-8-3503-4726-5

# **Table of Contents**

		Page No.
	Message from the General Chair	xi
	Message from the Editors	xii
1.	Enhancing the Performance of Electrostatically Doped Double POLO PERC Solar Cell through Metal Silicides Savita Kashyap, Rahul Pandey, Jaya Madan and Rajnish Sharma	1-4
2.	Design of Low power and High-Performance Decoder Using Carbon Nanotube Field Effect Transistor (CNTFET) Prashant Kumar, Neeraj Gupta, Lalit Rai, Rashmi Gupta	5-8
3.	1-bit Magnitude Comparator based on Reversible Logic using QCA	9-12
	<b>Technology</b> Vaishali Dhare and Divy Modi	
4.	Gate Engineered IGBT with Improved Device Performance	13-16
	Satish Kumar Sahu, Saji. T. Chacko, Onika Parmar and Amit Singh Rajput	
5.	<b>Performance Analysis of Low Power Multiplexer for Communication</b> <b>System</b> Lalit Rai, Neeraj Gupta, Prashant Kumar, Rashmi Gupta	17-21
6.	Input Variable Bypass or IVB Technique for Logic Functions Simplification Heranmoy Maity, Parna Kundu, Aritra Bhowmik and Arijit Kr Barik	22-25
7.	Implementation of the Quantum BCD-to-Excess-3 Code Converter using New Quantum Reversible Circuit Block Parna Kundu, Heranmoy Maity, Aritra Bhowmik and Biswajit Roy	26-29
8.	<b>Comparative Analysis of EEPL and PPL Techniques in 18nm FinFET</b> <b>Technology</b> <i>Gautam Rana, Kulbhushan Sharma, Anjali Sharma, Lipika Gupta and Ashish</i>	30-33
9.	Sachdeva Design and Simulation of Cascode Current reuse low power Operational transconductance amplifier Ravi Kumar, Kulbhushan Sharma, Ashish Sachdeva and Lipika Gupta	34-37
10.	<b>Optimizing Photovoltaic Performance of MASnPbI3 Perovskite Solar Cells</b> <b>through Layer Thickness Variations</b> Savita Rawat, Nikhil Shrivastav, Rahul Pandey and Jaya Madan	38-41
11.	Slotted Waveguide Antenna for Microwave Remote Sensing Applications	42-47

Mandar Chakrabarti, Malay Ganguly and Abir Chattopadhyay

12.	One Dimensional Chaotic map Implementation in FPGA board for Image Encryption	48-51
	Pradipta Sarkar, Anup Das and Aloke Saha	
13.	<b>Impact of Doping Variation on the Performance of Sb<sub>2</sub>S<sub>3</sub> based Solar Cell using Device Simulations</b> Vishal Yadav, Savita Kashyap, Rahul Pandey and Jaya Madan	52-55
14.	Towards Energy-Efficient Cost-Effective Toffoli Gate Design using Quantum Cellular Automata	56-60
15.	Debasmita Manna, Chiradeep Mukherjee, Ananya Banerjee, Manali Dhar, Saradindu Panda and Bansibadan Maji Analysis of FDSOI-Negative Capacitance MOSFET with Respect to Different Oxide Thickness and Temperatures Vydha Pradeep Kumar and Deepak Kumar Panda	61-66
16.	Study on the impact of CuI as Hole Transport Layer (HTL) for CZTS- based Solar Cell	67-70
17	Pratap Kumar Dakua, Dr Deepak Kumar Panda, A Laidouci and Sradhanjali sahu Threshold Voltage Anglysis of F. mada Bacagod n. CaN Cata HEMT A	71.76
17.	Threshold Voltage Analysis of E-mode Recessed p-GaN Gate HEMT-A Simulation Based Study Hindol Bhattacharjee, Anup Dey and Avishek Saha	71-76
18.	Design and Modeling of a Label-free JLTFET Based Biosensor for Enhanced Sensitivity Pratikhya Raut, Umakanta Nanda and Deepak Kumar Panda	77-81
19.	A Deep Learning Aided Intelligent Framework for Condition Monitoring of Electrical Machinery Biswarup Ganguly, Radha Kumari Ray, Arunava Chatterjee and Subho Paul	82-86
20.	Novel 32nm CMOS Ternary 3's Complement Generator	87-91
	Sudeshna Dutta, Snigdha Dutta, Osman Hossain Siddique, Rimpa Dey And Aloke Saha	
21.	Augmenting CIGS Solar Cell Efficiency through Optimization of Layer Thickness and Front Electrode Transparency Nikhil Shrivastav, Rahul Pandey and Jaya Madan	92-95
22.	Gate Modulated Graphene Channel TFET with Enhanced Switching Current Ratio	96-99
	Abhijit Panda, Sidhartha Dash and Guru Prasad Mishra	
23.	Dielectric-Pocket based Multi-channel Nanowire Field Effect Transistor for High-speed Operations Ushodaya Ayyala Soma Yajula, Girija Sahoo and G. P. Mishra	100-103
24.	Improvement of Electron Transport in Pseudomorphic In <sub>0.52</sub> Al <sub>0.48</sub> As/In <sub>y</sub> Ga <sub>1-y</sub> As Double Quantum Well Structure	104-107

	Ram Chandra Swain, Ajit K. Sahu, Narayan Sahoo, Madhusudan Mishra and Trinath Sahu	
25.	Low Lead All-Inorganic Hybrid Perovskite: A Study of Interface Defects using SCAPS-1D	108-112
	Navdeep kaur, Jaya Madan and Rahul Pandey	
26.	Sensitivity Analysis of MEMS-based Piezoresistive Pressure Sensor Implementing Ritz Method	113-118
	Kakali Das and Himadri Dutta	
27.	Device Performance Analysis for Different Gate Locations in AlGaN/GaN HEMT by Silvaco Simulation	119-123
	Mihir Mahata, Soumyadip Chatterjee, Tania Das and Angsuman Sarkar	
28.	Characterization and Thermal Steadiness of Trenched stepped gate SON MOSFET for future CMOS devices	124-128
	Sikha Mishra, Guru Mishra and Soumya Mohanty	
29.	Truncated Corner and Slotted Wearable Textile Multiband Antenna for Wireless Applications	129-133
	Geetanjali Sharma, Neeru Kashyap, Shaminder Kaur and Poonam Jindal	
30.	Implementation of Retiming Technique for Clock Period Optimization by	134-138
	Brute-Force Approach Vishwaraj Mahan and Manish Patel	
31.	Performance Analysis of Double Gate MOSFET withHigh-k Dielectric	139-143
	Neeraj Gupta, Bal Krishan, Neelam Bedwal, Prashant Kumar, Ved Prakash	
32.	Highly sensitive surface plasmon-based refractive index sensor in the optical communication band using ZnS-PVP layers Sambhavi Shukla, Sindura Patria, Ananya Singh and Pankaj Arora	144-147
33.	Effect of Electron Transport Layer on Tin based Perovskite Solar Cells	148-151
	Somnath Dasgupta, Syed Sadique Anwer Askari, Gufran Ahmad and Mihir Mahata	
34.	Dibit-based Frequency encoded Fredkin gate	152-157
	Surajit Bosu and Baibaswata Bhattacharjee	
35.	High Gain Farming and Data Analytics using IoT	158-162
36.	Manoj Singh Adhikari, Arunava Majumder, Ahmin Mukhthar Sheifudeen , Kamireddy Harshavardhan Reddy , Manoj Sidhwani and Yogesh Kumar Verma A Review on Emerging Tunnel FET Structures for High-speed and Low-	163-167
50.	power Circuit Applications	105-107
	Chandan Kumar Pandey, Diganta Das, Kadava R. N. Karthik, Tammisetti Ashok, Anil Pathakamuri and Siva Rama Krishna	
37.	Investigation of 2D nanomaterials on Indium Phosphide-based plasmonic devices for sensing in the optical communication band	168-172

Sambhavi Shukla, Yash Tripathy, Kshitij Sanghi and Pankaj Arora

38.	Resonant Method for Determining the Dielectric Characteristics of A Mixture of Small Dispersed Bulk Materials at Ka-Band	173-176
	Alexander Kogut, Sergey Nosatiuk, Boutaina Benhmimou, Fatima Zahra Lamzouri, Rachid Ahl Laamara, Mohamed El Bakkali, Sandeep Kumar Arora, Praveen Kumar Malik and Rajesh Singh	
39.	<b>Performance Investigation of Inverted T-shaped Heterojunction FinFET along with Oxide Stacking</b> Vishal Narula, Shekhar Verma, Suman Lata Tripathi, Balwinder Raj	177-181
40.	Single Layer Design of Dual Banyan Network Using Quantum-Dot Cellular Automata Jadav Chandra Das, Bikash Debnath, Debashis De and Angsuman Sarkar	182-185
41.	A Different Approach for Traffic Management System for Emergency Vehicles During Heavy Traffic for Biomedical Applications Sehan Balajee Pilli, Katha Raja Indra Sena Reddy, Abhinav Jain, Sumit Yadav, V. Naga Babu, Yogesh Kumar Verma	186-189
42.	Global horizontal irradiance and wind speed prediction using ANN : Comprehensive Study Pooja Malik, Praveen Kumar Malik, Rajesh Singh and Anita Gehlot	190-193
43.	<b>Technical Intercession of Artificial Intelligence in Solving Online Dispute</b> <b>Resolution</b> Samta Kathuria, Krishna Rastogi, Rajesh Bahuguna, Anita Gehlot, Praveen Malih and Durffel Nazi	194-198
44.	<i>Malik and Prafful Negi</i> Design of a Reliable Copyright Management System Based on Blockchain	199-202
	Samta Kathuria, Radhika Nautiyal, Radhey Shyam Jha, Anita Gehlot, Anil Kumar and Praveen Malik	
45.	Cyber Physical System Role in Stock Market	203-206
	Samta Kathuria, Aadidevam Dhyani, Deepa Bisht, Anita Gehlot, Radhika Nautiyal and Sushabhan Choudhury	
46.	Artificial Intelligence and Internet of Things Based Technological Advancement in Domain of Horticulture 4.0 Samta Kathuria, Reemashree Das, Siddharth Shanker Bhatt, Rajesh Singh,	207-211
47.	<i>Gunjan Chhabra and Praveen Malik</i> Digitalization Transformation: Essence of Virtual Reality Indulging in the	212-216
	Mental Health of People Shweta Pandey, Navneet Shankar Pandey, Poonam Rawat, Rajesh Singh and Hardeep Kaur	
48.	Enabling Technologies for Wildlife Conservation	217-220
	Shweta Pandey, Aarju Jangra, Rajesh Bahuguna, Rajesh Singh, Gunjan Chhabra and Sushabhan Choudhury	
49.	Significance of Emerging Technological Advancements in Transition of Green Economy	221-224

	Shweta Pandey, Reeta Rautela, Shravan Kumar, Namrata Prakash, Anil Kumar and Praveen Malik	
50.	<b>Investigation of Quantum Ballistic Transport in Single Strand DNA with</b> <b>Silicon Carbide Nanotube : A High performance Embedded System</b> Debarati Dey Roy, Anirban Ghosal, Abhilasha, Nikki Singh, Nivedita Sinha and	225-228
51.	Swarnali Saha Subsuming AI, IoT and Big Data in Smart Farm Practices	229-232
	Shweta Pandey, Anita Gehlot, Vaibhav Pandey, namrata kathuria, Praveen Kumar Malik and Gunjan Chhabra	
52.	Role of Technology Under Advancement of Industrialisation in Intellectual Property Rights	233-236
	Shweta Pandey, Rahul Pandey, Rajesh Bahuguna, Poonam Rawat, Rajesh Singh and Aditi Bansal	
53.	High Gain Multistage CMOS Amplifier Design at 45nm technology node	237-242
	Suman Tripathi, Balwinder Raj, Shekher Verma, Vishal Narula and Sobhit Saxena	
54.	Design of Secure Reversible Select, Cross and Variation (RSCV) Architecture in Quantum Computing	243-247
	Arpita Kundu, Jadav Chandra Das, Debashis De, Bikash Debnath and Angsuman Sarkar	
55.	The Ground Switcher	248-252
	Usama Thakur	
56.	AlGaN/GaN based HEMT with AIN spacer and Nucleation layer for high power application	253-256
	Jadhav Swati Dhondiram and Aboo Bakar Khan	
57.	IoT Based Monitoring of Environment in a Smart Hydroponic System	257-260
	M.K. Shukla, Archana Kanwar, Soumyadeep Raul, Agili Vishnu Sai and Bhupinder Verma	
58.	Phase Transition Material modulated Hyper-FET for Digital Applications	261-265
	Ritika Sorot, Anubha Goel and Sonam Rewari	
59.	Minimally Coupled E-Shaped Dual-band Antenna for Wireless Applications	266-271
	Sourav Bhattacharyya, Aritra Bhowmik and Karunamoy Chatterjee	
60.	Intersubband effects on electron mobility in GaAs/ InxGa1-xAs Quantum well FET with asymmetric doping profiles	272-276
	Sangita Rani Panda, Manoranjan Pradhan, Trinath Sahu and Ajit Kumar Panda	
61.	An Offset-Fed T-Shaped Two-Port MIMO Antenna for 38 GHz 5G Millimeter-Wave band Applications	277-281
	Parminder Kaur, Shivani Malhotra and Manish Sharma	
62.	9T SRAM Cell for Computation-In-Memory Architectures: Proposal & Investigation	282-286

	Aman Kumar Gupta, Prashant Joshi, Shobhit Srivastava, Sourabh Panwar, Rajendra Singh Shekhawat, Abhishek Kilak, Shivendra Yadav, Deepak Joshi and Abhishek Acharya	
63.	Analysis of SiGe, InGaAs and GaN on 5nm MOSFET Modelling with Applications	287-290
	Raktim Chakraborty and Jyotsna Kumar Mandal	
64.	A Temperature Compensated Beta-Multiplier Based Sub-1 V Voltage Reference Circuit for Low-Voltage Applications Soham Banerjee, Soumita Chatterjee, Koyel Mukherjee and Soumya Pandit	291-295
65.	Design a self-charging electric vehicle with multiple natural energy sources	296-301
	Ramchandra Sahani, Manas Daga, Ishak Jamatia, Pavan Kumar and Suman Lata Tripathi	
66.	Adaptable Terahertz absorber using circular shaped Graphene Metamaterial for LO Technology	302-306
	Lavanya B, Sagadevan K, Elizabeth Caroline Britto, Gayathri S and Mohamed Nizar S	
67.	An Exploration of Photovoltaic Performance of the Rb2SnI6 using DFT and SCAPS-1D	307-311
	Babban Kumar Ravidas, Abhijit Das, Mukesh Kumar Roy and Dip Prakash Samajdar	
68.	Efficiency Enhancement GaAs Ultra-Thin Solar Cell Using Anti-Reflection Coating	312-315
	D V Prashant, Suneet Kumar Agnihotri and Dip Prakash Samajdar	
69.	An on-demand charging schedule utilizing multiple mobile charging vehicles for WRSNs	316-320
	Sk Md Abidar Rahaman, Md Azharuddin	
70.	IOT Based Precision Agri-Bot	321-324
	Manoj Singh Adhikari, Kumaran Muthu Ramalingam, Abhinav Anand, Gokul Prasath Venkatesan, Aravind Raj Ravi and Naman Thakur	
71.	Mechanical and Electrical Performance of Stretchable Honeycomb Interconnect With Aspect Ratio Variation	325-329
	Ananya Bhattacharjee and Ratul Kumar Baruah	
72.	<b>Configurable 8T SRAM-based Computing In-Memory Architecture for</b> <b>Enabling Shift Operation and Multibit Dot-Product Engines</b> <i>Chakka Yeswanth, Shobhit Srivastava, Shashidhara M, Sourabh Panwar,</i> Domok Joshi and Abhishek Ashara	330-334
73.	Deepak Joshi and Abhishek Acharya Design of a Catenary Shaped Multiband-MIMO Antenna for Ultra- Wideband Applications	335-340
	Lovish Matta, Bhanu Sharma and Manish Sharma	
74.	Low Power Bio-Amplifier Using Charge Distribution Technique at CMOS 45nm Technology: A Review Anilsagar Pothana, Tarun Kollati , Sobhit Saxena and Suman Lata Tripathi	341-345

5th International Conference on "2023 Devices for Integrated Circuit (DevIC)"
---

75.	Design of an IoT Based Smart Medicine Box	346-349
76.	Patan Salman Khan, Manoj Singh Adhikari, Gangadhar Senapathi, Bhawna Chatterjee, Duvyu Vinodh Reddy and Praveen Malik Study on Effect of Si-SiO2 and SiGe-HfO2 to Design 8nm Double Gate MOSFET with Applications	350-354
	Shrabanti Kundu and Jyotsna Kumar Mandal	
77.	Design and Analysis of High-Efficiency Eco-friendly Lead-free Perovskite Solar Cell with TiO2 and C60 Electron Transport Layers Rabin Paul, Shweta Shukla, Trupti Ranjan Lenka, Fazal Talukdar, Nour El Islam Boukortt and Hieu Pham Trung Nguyen	355-358
78.	Schottky barrier height modulation of Metal-WS2 contact by molecular doping technique	359-363
	Arpita Roy, Santanu Sharma and Biplob Mondal	
79.	Graphene Nanoribbon based Triple Barrier Double Quantum Well Resonant Tunnelling Diode Madhusudan Mishra, Narayan Sahoo, Trinath Sahu, Nikhil Ranjan Das,	364-367
80.	Sukanta Kumar Tripathy and Naba Kanta Sahoo Design of DC-DC Boost Converter Using PFM Switching Technique	368-371
	Maliha Naaz, Kaleem Fatima, B.Rajendra Naik, Shaik Abu Anzar Sayeed, Syed Saquib Ahmed and Mohammed Shahzaib Ashher	
81.	Assessing the Impact of Defects on Energy Dissipation of QCA LT Gate using ML Models Manali Dhar, Chiradeep Mukherjee, Ananya Banerjee, Debasmita Manna,	372-376
82.	Saradindu Panda and Bansibadan Maji A DC-DC Boost Converter using PWM with 65%efficiency	377-382
	Maliha Naaz, Kaleem Fatima, B.Rajendra Naik, Mohammad Ibrahim, Asfiya Jabeen and Syed Junaid Hussain	
83.	<b>Ultra-low-power 4th order quasi-floating gate class- AB flipped source follower filter for biomedical Applications</b> Diksha Thakur and Kulbhushan Sharma	383-386
84.	Sensitivity Enhancement of Capacitive MEMS Accelerometer by Design of the Device Geometry Mahua Raha Patra, Kalyan Biswas	387-391
85.	Impact of Doping and Temperature on Mobility in Single and Dual Core S/D GAA FinFETs	392-395
	Rupam Goswami, Dwipayan Nath, Prachuryya Das, Priyam Pathak, Deepjyoti Deb and Hirakjyoti Choudhury	
86.	IoT Based Smart Work Jacket for Coal Miners	396-399
87.	Manoj Singh Adhikari, Sabbisetty Phanindra, Balla Chiru Chandana Surya Hasa, Rudra Prasada Rao, Sura Jaya Kumar Reddy and Praveen Malik Nano porous Structure formation on Multicrystalline Silicon Surface by using Chemical Etching method Sangeeta Barua, Sikha Bandyopadhyay and Sayan Chatterjee	400-403

FPGA Implementation of Area Efficient 16-Bit Vedic Multiplier Using Higher Order Compressors	404-407
P Sairam, K Manikumar, K Manikumar, B Uday Narayana and K.V.Gowreesrinivas	
Statistical Analysis of Integration of renewable DGs in IEEE-9 Bus System using ETAP Simulation	408-412
Pooja Jain, Ankush Tandon, Divam Pareek and Asheesh Verma	
An exhaustive review on recent advances in paper-based microfluidic device for malaria diagnosis	413-418
Analysis of FLC technique with P&O Algorithm under variable weather condition	419-424
Firdos Ahmed Eshete, Dip Prakash Samajdar, Anil Kumar	
<b>Temperature Sensitive analysis of Junctionless Nanowire Ferroelectric</b> <b>Field Effect Transistor (JNFe- FET) for Enhanced Analog Performance</b> <i>Shalu Garg, Jasdeep Kaur, Anubha Goel, Subhasis Haldar and R.S. Gupta</i>	425-429
Comparative Performance between V/F and Rotor Flux-Oriented Controls of Induction Motor Drive	430-435
Souvik Laha, Jayanta Dhali and Pritam Kumar Gayen	
An approach for modeling propagation delay of a subthreshold inverter incorporating DIBL effect Ilika Mitra, Wasim Habib, Silpi Sarkar, Saheli Sarkhel and Soumya Pandit	436-441
CNTFET-based design of low power charge pump technique-based voltage	442-445
Ricky Rajora, Kulbhushan Sharma, Lipika Gupta and Ashish Sachdeva	
Early Prediction of Cataract using Convolutional Neural Network	446-450
Shuvam Chakraborty and Susovan Jana	
Design and Implementation of Hybrid Full Adder Based 16-bit	451-454
Multiplication Using FPGA K.V.Gowreesrinivas, B.Usha Sri, S.Saideepak, G.Tarun, I.Sathya sagar	
A Review of Low-Power Static Random Access Memory (SRAM) Designs	455-459
Neetu Rathi, Anil Kumar, Neeraj Gupta and Sanjay Kumar Singh	
Biosensing attributes of Trench Double Gate Junctionless Field Effect Transistor	460-464
Palasri Dhar, Soumik Podder, Sunipa Roy and Souman Bej	
Performance Evaluation of Buried Gate Oxide based Negative Capacitance FinFETs	465-469
	Higher Order Compressors P Sairam, K Manikumar, K Manikumar, B Uday Narayana and K.V. Gowreesrinivas Statistical Analysis of Integration of renewable DGs in IEEE-9 Bus System using ETAP Simulation Pooja Jain, Ankush Tandon, Divam Pareek and Asheesh Verma An exhaustive review on recent advances in paper-based microfluidic device for malaria diagnosis Tummalapalli Mounika, Saibaba Vemula, Puppala Lakshmi Usha, Shaik Afroz and Jasti sateesh Analysis of FLC technique with P&O Algorithm under variable weather condition Firdos Ahmed Eshete, Dip Prakash Samajdar, Anil Kumar Temperature Sensitive analysis of Junctionless Nanowire Ferroelectric Field Effect Transistor (JNFe- FET) for Enhanced Analog Performance Shalu Garg, Jasdeep Kaur, Anubha Goel, Subhasis Haldar and R.S. Gupta Comparative Performance between V/F and Rotor Flux-Oriented Controls of Induction Motor Drive Souvik Laha, Jayanta Dhali and Pritam Kumar Gayen An approach for modeling propagation delay of a subthreshold inverter incorporating DIBL effect Ilika Mitra, Wasim Habib, Silpi Sarkar, Saheli Sarkhel and Soumya Pandit CNTFET-based design of low power charge pump technique-based voltage multiplier Ricky Rajora, Kulbhushan Sharma, Lipika Gupta and Ashish Sachdeva Early Prediction of Cataract using Convolutional Neural Network Shuvam Chakraborty and Susovan Jana Design and Implementation of Hybrid Full Adder Based 16-bit Multiplication Using FPGA K.V.Gowreesrinivas, B. Usha Sri, S.Saideepak, G.Tarun, I.Saihya sagar A Review of Low-Power Static Random Access Memory (SRAM) Designs Neetu Rathi, Anil Kumar, Neeraj Gupta and Sanjay Kumar Singh Biosensing attributes of Trench Double Gate Junctionless Field Effect Transistor Palasri Dhar, Soumik Podder, Sunipa Roy and Souman Bej Performance Evaluation of Buried Gate Oxide based Negative Capacitance

Vibhuti Chauhan and Dip Prakash Samajdar

	5th International Conference on "2023 Devices for Integrated Circuit (DevIC)"	
101.	Analytical Model of Dual Cavity Nanowire Tunnel FET-based Dielectric Modulated Biosensor Saheli Sarkhel, Priyanka Saha, Ankit Dixit, Taha Saquib, Sunil Rathore,	470-475
102.	Rajeewa Kumar Jaisawal, P. N. Kondekar and Navjeet Bagga Applications of MOSFET-Based High-frequency Signal Processing Memristor	476-480
	Mourina Ghosh, Pulak Mondal and Gouranga Mondal	
103.	Sub-threshold swing analysis for NC-TFET in Low-Power Biomedical Applications Sheetal Singh and Subodh Wairya	481-485
104.	Noise Analysis in FinFET-based Analog Circuit with Technology Scaling	486-489
105.	Mallikarjun Patil, Shashank Banchhor, Sunil Rathore, Rajeewa Kumar Jaisawal, Navneet Gandhi, P. N. Kondekar and Navjeet Bagga Memory Compiler Performance Prediction using Recurrent Neural	490-495
	Network Sabir Hussain, MA Raheem and Afaq Ahmed	
106.	FPGA-based Design of a Fault Injector for Binarized Convolutional Neural Network	496-500
	Sowvik Dey, Arijit Patra And Amiya Karmakar	
107.	Design and Analysis of 8x8 SRAM Memory Array using 45nm Technology at 100MHz	501-506
	Namgiri Snehith, E Santosh Kumar and Srinivasa Rao Karumuri	
108.	Design and Analysis of Dielectrically Modulated Tunnel FET Embedded Nanocavity for breast cancer cells	507-510
	P Harika, Girija Sravani K, Srinivasa Rao K	
109.	Design of Low Power, Low Noise with High Output Swing Preamplifier for Cochlear Implants	511-515
	Navin Kumar, Sourav Nath, Koushik Guha, Krishna Baishnab and Srinivasa Rao Karumuri	
110.	Analytical Modeling of Asymmetric Junctionless Dual Material Double Gate MOSFET with Underlap for Enhanced Hot Carrier Reliability Arighna basak, Arpan Deyasi and Angsuman Sarkar	516-521
111.	Gate-to-Source Leakage Current Computation in Symmetric Double Gate MOSFET incorporating Short Channel Effects	522-525
	Supratim Datta, Arighna basak and Arpan Deyasi	
112.	Analysis of Source, Drain and Gate Field Plated AlGaN/GaN Based HEMT for High Breakdown Voltage	526-530
	Soumak Nandi, Mukesh Kumar, Shashank Kumar Dubey and Aminul Islam	
113.	Semi-empirical modeling of rectangular triple gate FinFET incorporating the effect of 2D quantum confinement	531-536
	Pratip Chakraborty, Supratim Das, Sabyasachi Sen, Madhumita Das Sarkar and Ria Bose	

#### ix

114.	Temperature-based Numerical Simulation investigation of the analog performance of AlGaN/GaNMOS-HEMT	537-541
	Ruby Mann, Shobha Sharma, Sonam Rewari and R.S. Gupta	
115.	DFT Modeling of a MoS <sub>2</sub> Monolayer for C <sub>6</sub> H <sub>12</sub> and C <sub>4</sub> H <sub>8</sub> O Detection in	542-545
	Lung Cancer Dikcha Chhetri, Prasanna karki, Sumiran Pokhrel, Pronita Chettri, Bibek	
	Chettri, Sanat Das and Bikash Sharma	
116.	Ensemble Learning strategy in modeling of future generation nanoscale	546-550
	devices using Machine Learning	
	Rachita Ghoshhajra, Kalyan Biswas, Mahamuda Sultana and Angsuman Sarkar	

х

# Novel 32nm CMOS Ternary 3's Complement Generator

Sudeshna Dutta Department of ECE Dr. B. C. Roy Engineering College Durgapur, India duttasudeshna665@gmail.com

Rimpa Dey Department of ECE Dr. B. C. Roy Engineering College Durgapur, India rimpadey2018@gmail.com Snigdha Dutta Department of ECE Dr. B. C. Roy Engineering College Durgapur, India sduttapr1007@gmail.com

Aloke Saha Department of ECE Dr. B. C. Roy Engineering College Durgapur, India saha81@gmail.com

Abstract— Present study unfolds a new optimized scalable circuit topology to generate the 3's complement of a base-3 input and the corresponding 2-step design strategy with respect to an illustrative 4-trit 3's complement generator is elaborated. A novel idea at step-1 generates the 2's complement of a ternary-input. Next, in step-2 the ternary "1" is added with the 2's complement result from step-1 in order to generate the 3's complement output. The clever hardware optimization strategy applying possible fixed-input to the circuit (wherever applicable) is adopted here for the purpose. The complete 4-trit 3's complement generator is designed on 32nm standard CMOS technology using BSIM4 model parameters with 0.9V supply-rail at 27°C temperature using S-Edit of Tanner EDA. The extensive T-Spice transient simulations with all possible test patterns validate the circuit operation. As per evaluation the proposed circuit produces output with 83.37ps propagation delay, 175.65 $\mu$ W averagepower and 14.64×10<sup>-15</sup>J PDP when operated with 100MHz ternary input.

Keywords—hardware optimization, ternary inverter, ternary k-map, ternary number system, t-spice simulation, 3's complement method

#### I. INTRODUCTION

Typically the complement method is adopted to represent the negative number in digital arithmetic and hence, to perform subtraction operations without dedicated subtractor hardware [1]. Considering recent related activities presented in [2-5] the complement function is also becoming preferable choice in the field of Machine-Learning (ML), Optical-Arithmetic Logic Unit (Optical-ALU), Image Processing, Data-security and so on. Binary (base-2) is the globally accepted number system for digital computation and hence, the corresponding 2's complement method is regular for aforementioned purpose. The stable ON-OFF feature of practical solid-state device can directly be mapped onto binary "1" and "0" respectively [6-9]. However, increasing device density and associated interconnect complexity for binary based VLSI chip is a matter of great concern [10] mainly due to degrading circuit reliability and performance because of localised heat (hotspot) generation, Fan-in/out issue, fabrication complexity etc.

As per study carried out in [11-12] the Multi Valued Ternary (base-3) Logic can be a potential alternative to conventional binary (base-2) counterpart in order to reduce the interconnect complexity and the related hazards by utilizing less number of circuit elements for equivalent data processing. Use of three symbols namely, "0", "1" and "2" in ternary-system instead of two ("0" and "1" as used in binarysystem) is responsible to carry more information as compared to its binary counterpart with same number of digits and eventually reduces the fan-in/out loading issues in an Integrated Circuit (IC) [7-8]. The 3's complement generator is an integral part to carry arithmetic operation in ternary domain [13]. However, with the best of our knowledge a very incremental focus has been observed in open literature in related work.

Osman Hossain Siddique

Department of ECE

Dr. B. C. Roy Engineering College

Durgapur, India

osmansiddique97@gmail.com

This work explores a new optimized circuit strategy to generate the 3's complement of a ternary input. The idea is illustrated and presented with respect to a 4-trit ternary input. The conventional normal process E-MOS transistor is applied to optimize the proposed 3's complement generator on 32nm standard CMOS technology with 0.9V supply rail at 27°C temperature. Ternary symbols "0", "1" and "2" are denoted with 0V, 0.45V and 0.9V respectively. The extensive T-Spice simulation with all possible test pattern is carried out in order to validate the design. The Piece Wise Linear (PWL) input source of Tanner EDA is used to generate the custom test patterns for simulations. The evaluated speed-power response of the circuit is recorded.

The rest of the paper is organized as follows: The theoretical aspect of proposed 3's complement generator is explored in section-II. The MOS-level design and corresponding simulation outcome is presented in section-III. Finally, the paper is concluded in section-IV.

#### II. PROPOSED 3'S COMPLEMENT GENERATOR

This section explains the two-step strategy to construct the proposed 3's complement generator with normal process E-MOS transistor. The signal flow structure with respect to 4-trit ternary input  $\{X_3 X_2 X_1 X_0\}$  is presented in Fig.1. The corresponding 2's complement and 3's complement result is represented with  $\{Y_3 Y_2 Y_1 Y_0\}$  and  $\{Z_3 Z_2 Z_1 Z_0\}$ respectively (Fig.1). Here,  $X_3$ ,  $Y_3$ ,  $Z_3$  and  $X_0$ ,  $Y_0$ ,  $Z_0$ represents the MST (Most Significant Trit) and LST (Least Significant Trit) of "X", "Y" and "Z" respectively.

Before proceeding with circuit operation it should be noted that the ternary system offers 3-types of inverter, namely STI (Standard Ternary Inverter), PTI (Positive Ternary Inverter) and NTI (Negative Ternary Inverter). All three Ternary Inverter (TI) along with Ternary Middle Value Decoder (T-MVD) [14] are the integral part of proposed strategy. The corresponding I/O relation for all three Ternary