
Proceedings

37th International Conference on VLSI Design VLSID 2024

held concurrently with 23rd International Conference on Embedded Systems ES 2024



2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID) VLSID 2024

Table of Contents

2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID)

Low Loss Gate Engineered Superjunction Insulated Gate Bipolar Transistor for High Speed Application	1
Mahesh Vaidya (Indian Institute of Science Bengaluru), and Alok Naugarhiya (National Institute of Technology Raipur)	
Artificial Neural Network-Based Solution for PSP MOSFET Model Card Extraction	6
Sensitivity Enhancement of TMD MOSFET-Based Biosensor by Modeling and Optimization of Ba Gate Parameters	icl 13
K-Means Clustering with ANN Based Classification to Predict Current-Voltage Characteristics of Advanced FETs	19
Improving Retention Time of 1T DRAM Using Electrostatic Barrier: Proposal and Analysis2 Shivendra Singh (Indraprastha Institute of Information Technology, India), Ekta Tiwari (Indraprastha Institute of Information Technology, India), Abhinav Gupta (Indraprastha Institute of Information Technology, India), and Sneh Saurabh (Indraprastha Institute of Information Technology, India)	<u>2</u> 5
Design and Analysis of an Area and Power Efficient Programmable Delay Cell	31

Understanding 2-Propanol Sensing Mechanism of Pd Modified Graphene Based Gas Sensor Devices Using DFT Study
Indranil Maity (Institute of Engineering and Management (IEM-K); University of Engineering and Management, India), Shivam Das (Institute of Engineering and Management (IEM-K); University of
Engineering and Management, India), Malay Gangopadhyay (Institute of Engineering and Management (IEM-K); University of Engineering and
Management, India), and Indrajit Maity (Institute of Radio Physics and Electronics (IRPE), University of Calcutta (CU), India)
Design of MoS2 Based Inverter Circuits Considering Interface Trap Effect
Unveiling Thermal Cross Talk in 5nm Gate-All-Around Stacked Nanosheet FETs: A Machine Learning Perspective
Institute of Technology Roorkee (IITR), India)
FLIP: An Artificial Neural Network-Based Post-Routing Incremental Placer
Machine Learning Based Waveform Predictions Using Discrete Wavelet Transform for Automated Verification of Analog and Mixed Signal Integrated Circuits
Reinforcement Learning Based Droplet Routing Technique in Hexagonal Digital Microfluidic Biochips Using Dueling Network
Use of Current-Mode and Voltage-Mode Receivers Together for On-chip Multipoint-to-Multipoint Data Transmission Across Global Interconnects
A 0.8V, Tri-State Inverter Based SRAM Cell for SoC Applications
A 3nm Ultra High-Speed (4.5GHz) SRAM Cache Design With Wide DVFS Range
Phase Frequency Detector with Zero-Reset Pulse for Low-Spur Phase-Locked Loop Applications 90
Marichamy Divya (VIT, India), Siva Kumar Rapina (MSDG, Microchip Technology, India), and Kumaravel S (VIT, India)

An Improved Charge-Pump Design to Increase Tuning Range and Reduce Spurs in FMCW Radar Synthesizers
Sumit Kumar (Indian Institute of Science Bengaluru, India) and Gaurab Banerjee (Indian Institute of Science Bengaluru, India)
A sub- μ W Fully Integrated Compact CMOS Temperature Sensor for Passive RFID Applications 101
Chilaka Jayaram (National Institute of Technology Warangal, India) and Patri Sreehari Rao (National Institute of Technology Warangal, India)
Flux Controlled Grounded Meminductor Emulator Using Single DVCCTA
A Neuro Inspired Pulse Density Modulator Sensing Unipolar and Bipolar Current Signals 113 Tamal Chowdhury (IIT Kharagpur, India) and Pradip Mandal (IIT Kharagpur, India)
A Compact Low-Power 29 Gb/s Pseudo Random Quaternary Sequence Generator in 65 nm CMOS
Ishan Mishra (Indian Institute of Technology Bombay, India), Ganpat Anant Parulekar (Indian Institute of Technology Bombay, India), and Shalabh Gupta (Indian Institute of Technology Bombay, India)
Design of 3 bit/cell NAND Memory Array Based on Ferroelectric Field Effect Transistor
An On-Chip Thermoelectric Cooler Controller With Improved Driving Current of 2 A at 0.5Ω Load
Sowmyashree S (Indian Institute of Technology Mandi, India) and Hitesh Shrimali (Indian Institute of Technology Mandi, India)
Design and Implementation of SPAD-Based Linearly Stable Multi-Mode Configurable TAC Pixel $\frac{1}{2}$
Minal Bisen (Indian Institute of Technology, Bhilai, India), Kapil Jainwal (Indian Institute of Technology, Hyderabad, India), and Nitin Khanna (Indian Institute of Technology, Bhilai, India)
A 7.1 GHz +23.7 dBm OIP3 1-dB NF Cascode LNA for Next-Generation Wi-Fi Using a 130 nm SOI CMOS Technology
A 1.6 - 2.5 GHz Receiver for Software Defined Radio with High Linearity Mode

Parallel-Series Diode-Based Ring Amplifier for Switched Capacitor Circuits Zainubia Zainubia (Indian Institute of Technology Jammu, India), Bipul Kumar Singh (Indian Institute of Technology Jammu, India), Manish Pundir (Indian Institute of Technology Jammu, India), Subhash Chander Dubey (Indian Institute of Technology Jammu, India), and Ambika Prasad Shah (Indian Institute of Technology Jammu, India)	.150
A Low Power Dual-Band Sub-Sampling Phase Locked Loop with sub-100 fs RMS Jitter and <-255-dB FOMjitter	. 156
A Low Power and Low Noise, Self Body Biased Low Noise Amplifier <i>Jyoti Priya (Indian Institute of Technology Roorkee, India) and Darshak Bhatt (Indian Institute of Technology Roorkee, India)</i>	162
Closed Form Expression of Input Matching of a Wideband Single-Ended to Differential LNA Sanchari Das (University at Buffalo, USA) and Bibhu Datta Sahoo (University at Buffalo, USA)	. 168
An Integrated Multipurpose Low-Power Electrochemical Readout Interface with On-chip Inpu Waveform Generator	
Towards Model-Size Agnostic, Compute-Free, Memorization-Based Inference of Deep Learning 180 Davide Giacomini (University of Illinois Chicago (UIC), USA), Maeesha Binte Hashem (University of Illinois Chicago (UIC), USA), Jeremiah Suarez (Illinois Mathematics and Science Academy, USA), and Amit Ranjan Trivedi (University of Illinois at Chicago (UIC), USA)	g
Hardware-Based Detection of Malicious Firmware Modification in Microgrids Amisha Srivastava (University of Texas at Dallas, USA), Sneha Thakur (IEEE Member), Abraham Peedikayil Kuruvila (Samsung Electronics America, USA), Poras T. Balsara (University of Texas at Dallas, USA), and Kanad Basu (University of Texas at Dallas, USA)	. 186
Multiplierless In-Filter Computing for tinyML Platforms A.R. Nair (Indian Institute of Science, India), P.K. Nath (Pandit Deendayal Energy University, India), S. Chakrabartty (Washington University in St. Louis, USA), and C.S. Thakur (Indian Institute of Science, India)	192
Optimizing Medical Image Analysis: Leveraging Efficient Hardware and AI Algorithms Subhadeep Dolai (Liverpool John Moores University, UK) and Ekata Mitra (Portland State University, USA)	198
SpiCS-Net: Circuit Switched Network on Chip for Area-Efficient Spiking Recurrent Neural Networks	. 204
Low-Complexity Classification Technique and Hardware-Efficient Classify-Unit Architecture for CNN Accelerator	210
Bit-Beading: Stringing Bit-Level MAC Results for Accelerating Neural Networks	216

Reconfigurable Processing-in-Memory Architecture for Data Intensive Applications
HARVEST: Towards Efficient Sparse DNN Accelerators Using Programmable Thresholds 225 Soumendu Kumar Ghosh (NPU IP, CGAI (CCG), Intel Corporation, USA), Shamik Kundu (University of Texas at Dallas, USA), Arnab Raha (NPU IP, CGAI (CCG), Intel Corporation, USA), Deepak A. Mathaikutty (NPU IP, CGAI (CCG), Intel Corporation, USA), and Vijay Raghunathan (Purdue University, USA)
Low Complexity High Speed Deep Neural Network Augmented Wireless Channel Estimation 235 Syed Asrar ul Haq (IIIT Delhi, India), Varun Singh (IIIT Delhi, India), Bhanu Teja Tanaji (IIIT Delhi, India), and Sumit Darak (IIIT Delhi, India)
FP-BMAC: Efficient Approximate Floating-Point Bit-Parallel MAC Processor Using IMC 24 Saketh Gajawada (IIIT-Bangalore, India), Aryan Gupta (IIT Gandhinagar, India), Kailash Prasad (IIT Gandhinagar, India), and Joycee Mekei (IIT Gandhinagar, India)
FP-ATM: A Flexible Floating Point NOR Adder Tree Macro for In-Memory Computing 24 Yathin Kumar Attuluri (IIIT-Bangalore), Ruchit Chudasama (IIT Gandhinagar), Kailash Prasad (IIT Gandhinagar), and Joycee Mekie (IIT Gandhinagar)
COMPRIZE: Assessing the Fusion of Quantization and Compression on DNN Hardware Accelerators
Certifiable and Efficient Autonomous Cyber-Physical Systems Design
Autonomous Automotives on the Edge
Certifying Learning-Enabled Autonomous Cyber Physical Systems — A Deployment Perspective 270 Suraj Singh (Indian Institute of Technology Kharagpur, India), Somnath Hazra (Indian Institute of Technology Kharagpur, India), Sumanta Dey (Indian Institute of Technology Kharagpur, India), and Soumyajit Dey (Indian Institute of Technology Kharagpur, India)

SMT-Based Control Safety Property Checking in Cyber-Physical Systems Under Timing Uncertainties
Anand Yeolekar (TCS Research, Tata Consultancy Services, India;
Technical University of Munich, Germany), Ravindra Metta (TCS
Research, Tata Consultancy Services, India; Technical University of
Munich, Germany), and Samarjit Chakraborty (The University of North Carolina at Chapel Hill, USA)
MLESD: Machine Learning Assisted Faster On-Chip ESD Convergence Strategy
Kundu (Intel Technology India Pvt. Ltd., India), Nicolas Richaud
(Intel Corporation, Italy), Mallikarjun S. (Intel Technology India
Pvt. Ltd., India), Manoranjan Prasad (Intel Technology India Pvt.
Ltd., India), and Lennart Renker (Intel Deutschland GmbH, Germany)
Unlocking the Power of Machine Learning for Faster PCB Package and Board PDN Convergence 287
Manoranjan Prasad (Intel Technology India Pvt. Ltd., India), Santanu
Kundu (Intel Technology India Pot. Ltd., India), Lennart Renker
(Product Enablement Solutions Group, Intel Deutschland GmbH, Germany), and Rakesh Ranjan (Intel Technology India Pvt. Ltd., India)
DFT Static Verification Using Early RTL Exploration and Debug for Mobile SoC and Edge AI
Applications
Vinod Viswanath (Real Intent, Inc., USA) and Kanad Chakraborty (Real
Intent, Inc., USA)
Artificial Neural Network-Based Prediction and Alleviation of Congestion During Placement . 300
Pooja Beniwal (Indraprastha Institute of Information Technology,
India) and Sneh Saurabh (Indraprastha Institute of Information Technology, India)
A Dynamic Programming Based Graph Traversal Approach for Efficient Implementation of
Nearest Neighbor Architecture in 2D
Sneha Lahiri (Dr. B.C.Roy Engineering College, India), Megha Kesh (Dr.
B.C.Roy Engineering College, India), Rupsa Mandal (Dr. B.C.Roy
Engineering College, India), Anirban Bhattacharjee (The LNM Institute
of Information Technology, India), Sovan Bhattacharya (Dr. B.C. Roy
Engineering College; National Institute of Technology, India), Dola Sinha (Dr. B.C.Roy Engineering College; Indian Institute of
Technology, Dhanbad (Former Research Fellow), India), Chandan
Bandyopadhyay (Dr. B.C.Roy Engineering College, India; University of
Bremen, Germany), Laxmidhar Biswal (International Institute of
Information Technology, India), Robert Wille (Technical University of
Munich, Germany), and Rolf Drechsler (University of Bremen, Germany)
A Method to Accurately Simulate and Detect Transition Time Instants in Piecewise Linear
SMPS Circuits
Authenticating Edge Neural Network Through Hardware Security Modules and Quantum-Safe Key Management
Swathi Kumar Vembu (Nanyang Technological University, Singapore),
Anupam Chattopadhyay (Nanyang Technological University, Singapore),
and Sayandeep Saha (Indian Institute of Technology, Kharagpur, India)
DRL-Based Multi-Stream Scheduling of Inference Pipelines on Edge Devices
Danny Pereira (Indian Institute of Technology Kharagpur, India),
Sumana Ghosh (Indian Statistical Institute Kolkata, India), and Soumyajit Dey (Indian Institute of Technology Kharagpur, India)

Long Short Term Memory (LSTM)-based Cuffless Continuous Blood Pressure Monitoring Vijay Kumar (Indian Institute of Technology Delhi, India), Goldy Goldy (Indian Institute of Technology Delhi, India), Kolin Paul (Indian Institute of Technology Delhi, India), and Mahesh Chowdhary (ST Microelectronics, United States)	330
A Pulse Oximeter and a Controller Designed for Automatic Regulation of Oxygen Concentrators Dibya Chowdhury (Indian Institute of Technology Ropar, India), Shivdeep Shivdeep (Indian Institute of Technology Ropar, India), and Devarshi Mrinal Das (Indian Institute of Technology Ropar, India)	. 336
CAD Tools Pathway in Hardware Security	342
MIST: Many-ISA Scheduling Technique for Heterogeneous-ISA Architectures	348
ERS: Energy-Efficient Real-Time DAG Scheduling on Uniform Multiprocessor Embedded Systems	
Debabrata Senapati (SRM University - AP, India), Dharmendra Maurya (IIT Guwahati, India), Arnab Sarkar (IIT Kharagpur, India), and Chandan Karfa (IIT Guwahati, India)	. 354
An Efficient Neural Network Controller for Autonomous Lane-Keeping Assist System Debanjan Mallik (Jadavpur University, India) and Sumana Ghosh (Indian Statistical Institute Kolkata, India)	360
Early Execution for Soft Error Detection Raj Kumar Choudhary (Indian Institute of Technology Bombay, India), Janeel Patel (Indian Institute of Technology Bombay, India), and Virendra Singh (Indian Institute of Technology Bombay, India)	366
Vigil: A RISC-V SoC Architecture for 2-Fold Hybrid CNN-kNN Based Fall Detector Implementation on FPGA Tamonash Bhattacharyya (Indian Institute of Engineering Science and Technology, India), Prasun Ghosal (Indian Institute of Engineering Science and Technology, India), Sonam Sonam (Indraprastha Institute of Information Technology, India), and Sujay Deb (Indraprastha Institute of Information Technology, India)	372
Margin Propagation Based Analog Soft-Gates for Probabilistic Computing	378

In-Memory SAT-Solver for Self-Verification of Programmable Memristive Architectures	84
Thermal Crosstalk Analysis in ReRAM Passive Crossbar Arrays	90
Optimized QAOA ansatz circuit design for two-body Hamiltonian problems	96
Accelerating Fluid Loading in Sample Preparation with Fully Programmable Valve Arrays 4 Mohit Kumar (Indian Institute of Technology (IIT) Guwahati, India), Abhik Kumar Khan (Indian Institute of Technology (IIT) Guwahati, India), Sudip Roy (IIT Roorkee, India), Krishnendu Chakrabarty (Arizona State University, USA), and Sukanta Bhattacharjee (Indian Institute of Technology (IIT) Guwahati, India)	02
Analysis of the Effects of Crosstalk Errors on Various Quantum Circuits 4 Soumen Bajpayee (Indian Institute of Information Technology Kalyani, India) and Imon Mukherjee (Indian Institute of Information Technology Kalyani, India)	08
Finding a Promising Oxide Material for Resistive Random Access Memory with Graphene Electrode	14
Kanupriya Varshney (Indian Institute of Technology Ropar, India), Mani S. Yadav (Indian Institute of Technology Ropar, India), Devarshi Mrinal Das (Indian Institute of Technology Ropar, India), and Brajesh Rawat (Indian Institute of Technology Ropar, India)	
Retention Time Constrained Bioassay Scheduling on Flow-Based Microfluidic Biochips with	40
Latches	19
Heterogeneous CMOS-MEMS Based Boost Converter for 2.4 GHz RF Energy Harvester 4 Sumit Saha (Indian Institute of Technology, Bombay, India), Prasad B. Kanyaka (Indian Institute of Technology, Bombay, India), Mark Lust (Ohio State University, USA), Nima Ghalichechian (Georgia Institute of Technology, USA), V. Ramgopal Rao (Birla Institute of Technology & Science, India), and Maryam Shojaei Baghini (Indian Institute of Technology, Bombay, India)	25
Hybrid CMOS-Memristor Logic for Boosting the Power-Efficiency in Error Tolerant Applications	21
Monika Pokharia (IIT Gandhinagar, India), Kailash Prasad (IIT Gandhinagar, India), Ravi Hegde (IIT Gandhinagar, India), and Joycee Mekie (IIT Gandhinagar, India)	JI


Design for Trust Utilizing Rareness Reduction
Optimal Placement of TDC Sensor for Enhanced Power Side-Channel Assessment on FPGAs 443 Debayan Das (Indian Institute of Science, India), Majid Sabbagh (Intel Corporation, USA), Rana Elnaggar (Intel Corporation, USA), Guang Chen (Intel Corporation, USA), Sayak Ray (Intel Corporation, USA), and Jason Fung (Intel Corporation, USA)
Vig-WaR: Vigilantly Watching Ransomware for Robust Trapping and Containment
KiD: A Hardware Design Framework Targeting Unified NTT Multiplication for CRYSTALS- Kyber and CRYSTALS- Dilithium on FPGA
Pattern Based Synthetic Benchmark Generation for Hardware Security Applications
Enhancing Hardware Trojan Security Through Reference-Free Clustering Using Representatives 467
Ashutosh Ghimire (Wright State University, USA), Mohammed Alkurdi (Wright State University, USA), and Fathi Amsaad (Wright State University, USA)
Stealthy SWAPs: Adversarial SWAP Injection in Multi-tenant Quantum Computing
Characteristic Exploitation of Programmable Delay Line Influenced Oscillator Circuit as Hardware Security Primitive
A High Throughput ASCON Architecture for Secure Edge IoT Devices
SRIL: Securing Registers from Information Leakage at Register Transfer Level 492 Priyanka Panigrahi (Indian Institute of Technology Guwahati, India), Vignesh Ravichandra Rao (Indian Institute of Technology Guwahati, India), Thockchom Birjit Singha (Indian Institute of Technology Guwahati, India), and Chandan Karfa (Indian Institute of Technology Guwahati, India)
ROBUST: RTL Obfuscation Using Bi-Functional Polymorphic Operators
Enhancing Output Corruption Through GSHE Switch Based Logic Encryption

Security Implications of Approximation: A Study of Trojan Attacks on Approximate Adders and Multipliers	511
Evaluating the Robustness of Large Scale eFPGA-Based Hardware Redaction	517
Trojan Localization Using Information Flow Tracking Properties in SoC Designs	523
Processing-in-Memory Architecture with Precision-Scaling for Malware Detection	529
SDR-PUF: Sequence-Dependent Reconfigurable SRAM PUF with an Exponential CRP Space 5 Kailash Prasad (Indian Institute of Technology, Gandhinagar, India), Neel Shah (Indian Institute of Technology, Gandhinagar, India), Jinay Dagli (Indian Institute of Technology, Gandhinagar, India), and Joycee Mekie (Indian Institute of Technology, Gandhinagar, India)	535
Quantifying the Efficacy of Logic Locking Methods	541
SAT and SCOPE Attacks on Deceptive Multiplexer Logic Locking Jugal Gandhi (CSIR- Central Electronics Engineering Research Institute (CEERI); Academy of Scientific and Innovative Research (AcSIR), India), Rishi Agarwal (Birla Institute of Technology and Science (BITS), India), Anish Mall (Birla Institute of Technology and Science (BITS), India), Diksha Shekhawat (CSIR- Central Electronics Engineering Research Institute (CEERI); Academy of Scientific and Innovative Research (AcSIR), India), M. Santosh (CSIR- Central Electronics Engineering Research Institute (CEERI); Academy of Scientific and Innovative Research (AcSIR), India), and Jai Gopal Pandey (CSIR- Central Electronics Engineering Research Institute (CEERI); Academy of Scientific and Innovative Research (AcSIR), India)	547
Logic Locking Emulator on FPGA: A Conceptual View	553
Harnessing Entropy: RRAM Crossbar-Based Unified PUF and RNG	560

Experimental Validation of Memristor-Aided Logic Using 1T1R TaOx RRAM Crossbar Array . 565 Ankit Bende (Forschungszentrum Jüelich GmbH, Germany), Simranjeet Singh (Forschungszentrum Jülich GmbH, Germany; Indian Institute of Technology Bombay, India), Chandan Kumar Jha (University of Bremen, Germany), Tim Kempen (Forschungszentrum Jüelich GmbH, Germany), Felix Cüeppers (Forschungszentrum Jüelich GmbH, Germany), Christopher Bengel (IWE-2 RWTH Aachen, Germany), André Zambanini (Forschungszentrum Jüelich GmbH, Germany), Dennis Nielinger (Forschungszentrum Jüelich GmbH, Germany), Sachin Patkar (Indian Institute of Technology Bombay, India), Rolf Drechsler (University of Bremen, Germany), Rainer Waser (Forschungszentrum Jüelich GmbH, Germany), Farhad Merchant (Newcastle University, UK), and Vikas Rana (Forschungszentrum Jüelich GmbH, Germany)
Designing Hash and Encryption Engines Using Quantum Computing
Input Distribution Aware Library of Approximate Adders Based on Memristor-Aided Logic 577 Chandan Kumar Jha (Institute of Computer Science, University of Bremen, Germany), Sallar Ahmadi-Pour (Institute of Computer Science, University of Bremen, Germany), and Rolf Drechsler (Institute of Computer Science, University of Bremen; DFKI GmbH, Germany)
Bitwise Logic Using Phase Change Memory Devices Based on the Pinatubo Architecture 583 Noa Aflalo (Technion – Israel Institute of Technology, Israel), Eilam Yalon (Technion – Israel Institute of Technology, Israel), and Shahar Kvatinsky (Technion – Israel Institute of Technology, Israel)
Design of VFC with Programmable Frequency Ramp to Control on-Chip Switching Current Profile
OEDASA: Optimization Enabled Error-Diluted Approximate Systolic Array Design for an Image Processing Application
A 0.8-V, 593-pA Trim-Free Duty-Cycled All CMOS Current Reference for Ultra-Low Power IoT Applications
EBACA: Efficient Bfloat16-Based Activation Function Implementation Using Enhanced CORDIC Architecture

Multi-port Register File Implementation Using SDP Approach for Optimized Area and Power 61 Vijay Kumar Vala (Mediatek Bangalore Private Limited.) and Priyanka Gupta (Mediatek Bangalore Private limited)	1
FPGA Specific Speed-Area Optimized Architectures of Arithmetic Cores with Scan Insertion for Carry Chain Based Multi-level Logic Implementation	7
A High Performance and Low Power Subthreshold Voltage Level Shifter Design	3
Broadband Spectrum Generation in Silicon Nanocrystal-Based Dual-Slot Waveguide	8
Generation of Asymmetric Triangular Pulse by a Dispersion and Nonlinearity Engineered Silicon Core Optical Fiber	
A Novel Approach to Control a DC-DC Converter Using Its Empirical Physical Model 63 Sushmita Ghosh (IIT Delhi, India) and Bidyut K. Bhattacharyya (Ornate Solar, India)	7
Wear Leveling-Aware Active Battery Cell Balancing	3
A Novel Controlled Shutdown Scheme for DCDC Converters Enabling Energy Recycling 64 Anup J Deka (Intel Technology India Pvt Ltd, India) and Shobhit Tyagi (Intel Technology India Pvt Ltd, India)	9
Voltage Mode Charge Pump Regulator with Improved Compensation and Dynamic Body Biasing Scheme	
Power Integrity Analysis for Interoperability of BoW Chiplet Interfaces	0
Optimizing Task Scheduling in Multi-thread Real-Time Systems Using Augmented Particle Swarm Optimization	6

Evolvable Hardware for Fault Mitigation in Control Circuits	672
Fault-Tolerant Floating-Point Multiplier Design for Mission Critical Systems	678
On Managing Test-Time, Power, and Layer Assignment in 3D SoCs with Built-in-Self-Repair Modules Sabyasachee Banerjee (Heritage Institute of Technology, India), Subhashis Majumder (Heritage Institute of Technology, India), and Bhargab B. Bhattacharya (Indian Institute of Technology Kharagpur, India)	684
LLC Block Reuse Predictor Design Using Deep Learning to Mitigate Soft Error in Multicore Avishek Choudhury (New Alipore College, India), Brototi Mondal (Sammilani Mahavidyalaya, India), Kolin Paul (IIT Delhi, India), and Biplab K Sikdar (IIEST Shibpur, India)	690
An Amalgamated Testability Measure Derived from Machine Intelligence	. 696
FGG: Feedback Guided Generation to Accelerate Functional Coverage Closure on Network-on-Chip Processors	702
Structural Testing: Vmin Silicon Issues and Solutions Prashant Sonone (Intel Technology India Pvt. Ltd, India) and Pradeep R (Intel Technology India Pvt. Ltd., India)	. 708
Near-Threshold-at-Gate Based Test for Stuck-on Fault in Scan-Chain Testing	712
X-Tolerant Logic BIST for Automotive Designs Using Observation Scan Technology	,718
Revisiting Test Compression Configuration in Context of Multi-core Testing Using Packetized Scan Network Subhadip Kundu (Qualcomm India Pvt. Ltd.) and Jais Abraham (Qualcomm India Pvt. Ltd.)	724
Genetic Algorithm Based Efficient Grouping Technique for Post Bond Test and Crosstalk Faults Among TSVs	730
Author Index	737



A Dynamic Programming Based Graph Traversal Approach for Efficient Implementation of Nearest Neighbor Architecture in 2D

Publisher: IEEE

Cite This

Sneha Lahiri; Megha Kesh; Rupsa Mandal; Anirban Bhattacharjee; Sovan Bhattacharya; Dola Sinha

54 Full **Text Views**



Alerts

Manage Content Alerts Add to Citation Alerts

Abstract



Document Sections

- I. Introduction
- II. Background
- Proposed Approach
- IV. Experimental Results
- V. Conclusion

Abstract:

In the fascinating realm of quantum circuit design, tackling the intricacies of swap gate insertion presents a host of challenges. Among these, the prominent issue of the... View more

Metadata

Abstract:

In the fascinating realm of quantum circuit design, tackling the intricacies of swap gate insertion presents a host of challenges. Among these, the prominent issue of the nearest neighbor condition emerges as a pivotal hurdle. This constraint not only shapes the layout and connectivity of the quantum circuit but also amplifies the complexity of orchestrating efficient quantum computations. While navigating the Quantum Realm, unraveling the overhead conundrum in swap Gate insertion, motivated us to propose an efficient 2D transformation scheme for NN quantum circuit realization with a primary objective of forming efficient NN structures while minimizing SWAP usage. The design phase involves the introduction of a new parameter to calculate qubit interactions in the circuit. We then employ a dynamic graph-based algorithm to determine the qubit interaction order. Finally, the resultant order is placed on the suitable grid to calculate the number of SWAP gates required. Our approach is extensively tested with various benchmarks, and it outperforms some state-of-the-art design works. In addition to this work, we also have shown how this NN designs can be transformed into Clifford +T based NN compliant architecture to get fault-tolerant property.

Published in: 2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID)

Authors

Figures

References

Keywords

Metrics

More Like This



Date of Conference: 06-10 January 2024

DOI: 10.1109/VLSID60093.2024.00057

Date Added to IEEE Xplore: 02 April 2024

Publisher: IEEE

▼ ISBN Information:

Conference Location: Kolkata, India

Electronic ISBN:979-8-3503-8440-6

Print on Demand(PoD) ISBN:979-8-3503-8441-3

^ ISSN Information:

Electronic ISSN: 2380-6923

Print on Demand(PoD) ISSN: 1063-9667

Sneha Lahiri

Dr. B.C. Roy Engineering College, INDIA

Megha Kesh

Dr. B.C. Roy Engineering College, INDIA

Rupsa Mandal

Dr. B.C. Roy Engineering College, INDIA

Anirban Bhattacharjee

The LNM Institute of Information Technology, Jaipur, INDIA

Sovan Bhattacharya

Dr. B.C. Roy Engineering College, INDIA

National Institute of Technology, Durgapur, INDIA

Dola Sinha

Dr. B.C. Roy Engineering College, INDIA

Indian Institute of Technology, Dhanbad, INDIA

Chandan Bandyopadhyay

Dr. B.C. Roy Engineering College, INDIA

University of Bremen, GERMANY

Laxmidhar Biswal

International Institute of Information Technology, Bhubaneswar, INDIA

Robert Wille

Technical University of Munich, GERMANY

Rolf Drechsler

University of Bremen, GERMANY



I. Introduction

Over the past few decades, quantum computing has emerged as a captivating frontier in the realm of computational technologies, promising to revolutionize the way we solve complex problems that lie beyond the capabilities of classical computers. One of the key challenges in harnessing the power of quantum computing lies in efficiently designing quantum circuits that adhere to the constraints of physical quantum systems. The exploration of nearest-neighbor (NN) interactions, where qubits are limited to communicate with their adjacent neighbors in quantum circuits, has unfolded across two distinct architectures: one-dimensional (1D) [25], twodimensional (2D) [24] and three-dimensional (3D) layouts [20]. In the realm of 1D or linear nearest neighbor (LNN)